

Security Target Lite

M9900, M9905, M9906

- 1 **including optional Software Libraries**
- 2 **RSA-EC-SCL-HCL-PSL**

- 3 **According to Common Criteria CCv3.1 EAL5 augmented (EAL5+)**

- 4
- 5
- 6
- 7 Version: 4.5
- 8 Date: 2020-05-14

Table of Content

1	Security Target Introduction (ASE_INT)	5
1.1	Security Target and Target of Evaluation Reference	5
1.2	Target of Evaluation overview	10
2	Target of Evaluation Introduction	14
2.1	Definition of the TOE	14
2.1.1	Major security functions of the TOE	15
2.1.2	Not part of the TOE and not part of the certification.....	15
2.2	Hardware of the TOE	15
2.2.1	Non-TOE parts of the hardware.....	19
2.3	Firmware of the TOE.....	19
2.4	Optional software of the TOE.....	20
2.5	Interfaces of the TOE	21
2.6	Guidance documentation	22
2.7	Forms of delivery.....	22
2.8	Production sites	23
2.9	TOE Configuration.....	23
2.10	TOE initialization with Customer Software	25
3	Conformance Claims (ASE_CCL)	26
3.1	CC Conformance Claim	26
3.2	PP Claim.....	26
3.3	Package Claim	26
3.4	Conformance Rationale	27
3.5	Application Notes.....	28
4	Security Problem Definition (ASE_SPD)	29
4.1	Threats.....	29
4.1.1	Additional Threat due to TOE specific Functionality	29
4.1.2	Assets regarding the Threats	30
4.2	Organizational Security Policies.....	30
4.2.1	Augmented Organizational Security Policy	31
4.3	Assumptions	32
4.3.1	Augmented Assumptions.....	33
5	Security objectives (ASE_OBJ)	34
5.1	Security objectives for the TOE.....	34
5.2	Security Objectives for the development and operational Environment.....	35
5.2.1	Clarification of “Usage of Hardware Platform (OE.Plat-App)”	35
5.2.2	Clarification of “Treatment of User Data (OE.Resp-App)”	36
5.2.3	Clarification of “Protection during Composite product manufacturing (OE.Process-Sec-IC)”	36
5.3	Security Objectives Rationale	36
6	Extended Component Definition (ASE_ECD)	38
6.1	“Subset TOE security testing (FPT_TST)”	38
6.2	Definition of FPT_TST.2.....	38
6.3	TSF self test (FPT_TST).....	39
6.4	Family “Generation of Random Numbers (FCS_RNG)”	39
6.5	Definition of FCS_RNG.1.....	39
7	Security Requirements (ASE_REQ)	41
7.1	TOE Security Functional Requirements	41
7.1.1	Extended Components FCS_RNG.1 and FAU_SAS.1.....	42

7.1.1.1	FCS_RNG.....	42
7.1.1.2	FAU_SAS	44
7.1.2	Subset of TOE testing.....	44
7.2	Memory access control	45
7.2.1	Memory Access Control Policy.....	45
7.3	Support of Cipher Schemes	49
7.3.1	Triple-DES Operation	49
7.3.2	AES Operation	52
7.3.3	Rivest-Shamir-Adleman (RSA) operation	55
7.3.4	Rivest-Shamir-Adleman (RSA) key generation.....	57
7.3.5	Elliptic Curve DSA (ECDSA) operation	59
7.3.6	Elliptic Curve (EC) key generation	60
7.3.7	Elliptic Curve Diffie-Hellman (ECDH) key agreement	61
7.3.8	Hash function	62
7.4	Data Integrity.....	63
7.5	TOE Security Assurance Requirements	64
7.5.1	Refinements	65
7.6	Security Requirements Rationale	66
7.6.1	Rationale for the Security Functional Requirements	66
7.6.1.1	Dependencies of Security Functional Requirements	69
7.6.2	Rationale of the Assurance Requirements	72
8	TOE Summary Specification (ASE_TSS)	75
8.1	SF_DPM: Device Phase Management	75
8.2	SF_PS: Protection against Snooping.....	76
8.3	SF_PMA: Protection against Modifying Attacks	77
8.4	SF_PLA: Protection against Logical Attacks.....	78
8.5	SF_CS: Cryptographic Support	78
8.5.1	3DES encryption.....	79
8.5.2	3DES MAC.....	79
8.5.3	AES encryption	79
8.5.4	AES MAC	80
8.5.5	RSA.....	80
8.5.5.1	Encryption, Decryption, Signature Generation and Verification	80
8.5.5.2	Asymmetric Key Generation	80
8.5.6	Elliptic Curves.....	81
8.5.6.1	Signature Generation and Verification.....	81
8.5.6.2	Asymmetric Key Generation	81
8.5.6.3	Asymmetric Key Agreement	82
8.5.7	Asymmetric Base Library	82
8.5.8	Symmetric Crypto Library (SCL)	82
8.5.1	Hash Crypto Library (HCL)	82
8.5.2	Platform Support Layer (PSL)	82
8.5.3	TRNG.....	83
8.6	Assignment of Security Functional Requirements to TOE's Security Functionality	83
8.7	Security Requirements are internally Consistent	84
9	References	86
10	Appendix	88
11	List of Abbreviations	93
12	Glossary.....	95



Revision History96

1 Security Target Introduction (ASE_INT)

2 1.1 Security Target and Target of Evaluation Reference

3 The title of this document is:

4 “Confidential Security Target M9900, M9905, M9906 including optional Software Libraries RSA-EC-
5 SCL-HCL-PSL v4.5, 2020-05-14”.

6 The name of the TOE on the CC certificate is:

7 “ Infineon Technologies Smart Card IC (Security Controller) M9900 A22, M9900 C22, M9900 D22, M9900
8 G11, M9905 A11, M9906 A11 with optional Software Libraries RSA2048, RSA4096, EC, Base, SCL, HCL,
9 and PSL, and with specific IC dedicated software”

10 The Target of Evaluation (TOE) comprises the Infineon Technologies Smart Card IC (Security
11 Controller) M9900, M9905, M9906 with optional RSA v2.05.005/v2.07.003, EC v2.05.005/v2.07.003, SCL
12 v2.01.011/v2.02.010/v2.04.003, PSL v4.00.09/ v4.00.10/v5.00.06 and HCL v1.01.003 libraries with
13 specific IC dedicated software. The design step is A22,G11, C22, D22 for the M9900 and A11 for the
14 M9905 and M9906.

15 The Security Target is based on the Protection Profile “Smartcard IC Platform Protection Profile” [1].

16 The Protection Profile and the Security Target are built in compliance with Common Criteria v3.1
17 ([2],[3],[4]) .

18 The ST takes into account all relevant current final interpretations.

1 Table 1 Identification

Type	Version	Date	Title/Registration/Explanation
Security Target			
Method of identification is done by version, date and title			
Security Target	4.5	2020-05-14	Security Target Lite M9900, M9905, M9906 including optional Software Libraries RSA-EC-SCL-HCL-PSL
TOE Hardware			
Method of identification is done by reading of GCIM			
M9900	A22, G11, C22, D22 See Remark 1		M9900 with Firmware Identifier 80001141 and Firmware Identifier 80001142 and external Flash-memory (optional)
M9905	A11		M9905 with Firmware Identifier 80001151 and external Flash-memory (optional)
M9906	A11		M9906 with Firmware Identifier 80001150 and external Flash-memory (optional)
Libraries (optional)			
Method of identification is done by hash values (shown in confidential ST only)			
NRG Management	01.03.0927		Management of NRG cards
NRG Reader	01.02.0800		NRG reader mode support
ACL	2.05.005		RSA2048 RSA4096 EC Toolbox
	2.07.003		RSA2048 RSA4096 EC Toolbox
SCL	2.01.011 2.02.010 2.04.003		Symmetric Crypto Library Symmetric Crypto Library Symmetric Crypto Library
PSL v4	4.00.09 4.00.10		Platform Support Layer Platform Support Layer
PSL v5	5.00.06		Platform Support Layer
HCL	1.01.003		Hash Crypto Library
FTL	1.01.0008		Flash Translation Layer

Type	Version	Date	Title/Registration/Explainantion
Hardware Guidance Documentation			
Method of identification is done by version, date and title			
General Guidance	Revision 3.0	2019-08-28	SLE97 M9900 Hardware Reference Manual
	Edition 2020-04-15	2020-04-15	M9900 Security Guidelines User ´s Manual
	ID070218	2018-02-07	ARMv7-M Architecture Reference Manual, ARM DDI 0403E.d (ID070218), 2018, ARM Limited
	4.4.2 Edition 2014-08-10a	2020-03-11 2014-08-10	SLE97 Programmer ´s Reference Manual SLE97 / SLC14 Family Production and Personalization User ´s Manual
M9900 Guidance	4.1	2019-09-24	M9900 Errata Sheet
M9905 / M9906 Guidance	3.1	2019-09-05	M9905 M9906 Errata Sheet
Library Guidance Documentation (optional)			
Method of identification is done by version, date and title			
ACL Guidance	2.05.005	2017-05-10	CL97 Asymmetric Crypto Library for Crypto@2304T RSA / ECC / Toolbox, User Interface
	2.07.003	2018-05-24	CL97 Asymmetric Crypto Library for Crypto@2304T RSA / ECC / Toolbox, User Interface
SCL Guidance	2.01.011	2016-08-02	SCL97 Symmetric Crypto Library for SCPv3 DES/AES 32-bit Security Controller User Interface
	2.02.010	2016-12-09	SCL97 Symmetric Crypto Library for SCPv3 DES/AES 32-bit Security Controller User Interface
	2.04.003	2018-05-22	SCL97-SCP-v3-L90 Symmetric Crypto Library for SCP-v3 DES / AES 32-bit Security Controller
PSL v4 Guidance	Update 2020-04-14	2016-08-04	SLI 97 Family PSL Reference Manual User´s Manual ¹
	1.6	2018-06-07	PSL Security Guidelines ¹
	1.1	2016-09-16	Release Notes PSL v4.00.09
	1.1	2018-06-07	Release Notes PSL v4.00.10
PSL v5 Guidance	5.5	2020-04-09	SLx97 Platform Support Layer Library 32-bit Security Controller Programmer´s Reference Manual
	2.5	2018-07-06	SLI97 Security Guidelines PSL V5.00.06
	1.0	2018-05-18	Release Notes PSL v5.00.06
HCL Guidance	1.01.003	2018-05-22	HCL97-CPU-L90 Hash Crypto Library for CPU SHA
FTL Guidance	1.0	2012-07-10	SLE 97 Flash Translation Layer User ´s Guidance

¹ This applies to version 4.00.09 and 4.00.10 of the PSL

Type	Version	Date	Title/Registration/Explainantion
CC documents			
Method of indentification is done by version, date and title			
PP	1.0	2007-06-15	Security IC Platform Protection Profile BSI-PP-0035 The cert-id BSI-CC-PP-0035-2007 refers to the corresponding certification report.
CC	3.1 Revision 5	2017-04	Security Evaluation Part 1: CCMB-2017-04-001 Part 2: CCMB-2017-04-002 Part 3: CCMB-2017-04-003

1

2 This TOE is represented by a number of various products. They all differentiate by different mask sets
3 with slight - neither functional nor security relevant - modifications, various configuration
4 possibilities, done either by Infineon settings during production or, after delivery, by means of
5 blocking at customer premises. Despite these variation possibilities, all products are derived from the
6 same hardware design results, the M9900 A22, the M9900 G11, the M9905 A11 and the M9906 A11.

7 The TOE can be identified with the Generic Chip Identification Mode (GCIM). The M-number hardware
8 is identified by the bytes 05 and 06, which are the first two bytes of the chip identification number,
9 having for the M9900 always the hexadecimal value of 0x0007, for the M9905 the value 0x0010 and for
10 the M9906 the value 0x0011, the design step, firmware identifier, mask identifier, temperature range
11 and system frequency are also included in the GCIM. Additionally the customer can read the
12 configuration area as defined in the SLE97 Programmer´s Reference Manual [11].

13 Remark 1:

14 The derivatives of the TOE produced in the factory Dresden with the additional top layer on board
15 (WLP, WLB) are managed with an own design step. These derivatives output a C22 in the GCIM for the
16 WLP derivative and a D22 for the WLB derivative, which is always linked to the A22 design step. The
17 C22 and D22 design step is only outputted at the derivatives with the additional top layer. All other
18 identification options, i.e. the various metal option identifiers of the GCIM remain unchanged.

19 The derivatives of the TOE produced in the factory TSMC coming with the additional top layer on
20 board (WLB) are managed with the same design step. These derivatives output a G11 in the GCIM for
21 WLB derivative. All other identification options, i.e. the various metal option identifiers of the GCIM
22 remain unchanged.

23 All products are identical with respect to module design and layout, but may include further package
24 options require flexibility in design and could also depend on user requirements. In these cases one or
25 more additional metal layer are added on top of one of the TOE mask set. These additional metal
26 layers, it could also be more than one, just reroute the pads. Therefore, this last rerouting on top does
27 not change the function of the TOE itself and is depending on the package only. These top metal
28 layers are flexible in design, could depend also on user requirements and are of course not relevant
29 for the security of the TOE. For these reasons, the metal layers are out the scope of the certification
30 and do not belong to the TOE. Of course, in all cases passivation and isolation coating is applied on
31 top of the last layers carrying wires. Further clear declaration and overview is given in chapter 2.1
32 Definition of the TOE.

33 Despite all these options and the resulting flexibility, all differences are comparable to the scenario
34 where for example someone takes a piece of wire and reconnects the pads of the TOE using a
35 soldering bolt. This does not change anything on the TOE security or security policy.

1 To each of the TOE relevant optional different mask set variants, an individual value is assigned, which
2 is part of the data output of the Generic Chip Identification Mode (GCIM). By that the various hardware
3 mask sets can be clearly identified and differentiated by the GCIM output. The interpretation of the
4 output GCIM data is clearly explained in the user guidance, Hardware Reference Manual [7].
5 There are no other differences between the mask sets the TOE is produced with, and all these changes
6 have no impact on the TOEs security policies and related functions. Details are explained in the user
7 guidance Hardware Reference Manual [7] and in the Errata Sheet1 [12].
8 In addition to these hardware differences, the **M9900, M9905, M9906** allows a maximum of
9 configuration possibilities defined by the customer order following the market needs. A detailed
10 description of the TOE configuration possibilities is given in chapter 2.9 TOE Configuration.
11

1.2 Target of Evaluation overview

The TOE comprises the Infineon Technologies AG security controller M9900, M9905, M9906 with specific IC dedicated software and optional RSA, EC, SCL, PSL, HCL.

The Toolbox and Flash Translation Layer (FTL) libraries are additionally supported software which is out of scope of this certification.

The Toolbox library does not provide cryptographic support or additional security functionality as it provides only the following basic long integer arithmetic and modular functions in software, supported by the cryptographic coprocessor: Addition, subtraction, division, multiplication, comparison, reduction, modular addition, modular subtraction, modular multiplication, modular inversion and modular exponentiation. No security relevant policy, mechanism or function is supported. The toolbox library is deemed for software developers as support for simplified implementation of long integer and modular arithmetic operations.

The Flash Translation Layer (FTL) is the interface to the external Flash-memory and is provided optional to the customer as a binary link library.

The TOE is a member of the Infineon Technologies AG security controller family SLE97 meeting high requirements in terms of performance and security. The SLE97 family has been developed with a modular concept and different memory configurations, sets of peripherals and interfaces as well as different security features to satisfy market requirements. A summary product description is given in this Security Target (ST).

The TOE offer all functions that are both required and useful in security systems, and integrated peripherals that are typically needed in chipcard applications, such as information security, identification, access control, GSM and UMTS projects, electronic banking, digital signature and multi-application cards, ID cards, transportation and e-purse applications.

The TOE implements a dedicated security 32-bit RISC CPU designed on the basis of the ARMv7_M architecture designed in 90 nm CMOS technology. The integrated peripheral combine enhanced performance and optimized power consumption for a minimized die size to make the SLE97 controllers ideal for chipcard applications. The TOE offer a wide range of peripherals, including a UART (using the ISO interface), four timers, two watchdogs, a CRC module, a true RNG (TRNG), coprocessors for symmetric (e.g. DES, AES) and asymmetric (e.g. RSA, EC) cryptographic algorithms. Additionally a range of communication interfaces, such as GPIO, I2C, SWP, USB, SSC/SPI and a NRG interface are offered to provide maximum flexibility in terms of simultaneously communication ability.

The TOE provides a real 32-bit CPU-architecture and is compatible to the ARMv7-M instruction set architecture. The major components of the core system are the 32-bit CPU as a variant of the ARM Secure Core SC300, the Cache system, the Memory Protection Unit and the Memory Encryption/Decryption Unit. The TOE implements a full 32-bit addressing with up to 4 GByte linear addressable memory space, a simple scalable memory management concept and a scalable stack size. The flexible memory concept is built on the non volatile memory, respectively SOLID FLASH™ NVM¹. For the SOLID FLASH™ NVM the Unified Channel Programming (UCP) memory technology is used. Additionally an optional external Flash-memory connected via the SPI interface is available.

¹ SOLID FLASH™ is an Infineon Trade Mark and stands for the Infineon EEPROM working as Flash memory. The abbreviation NVM is short for Non Volatile Memory.

1 The TOE provides the low-level firmware components Boot Software (BOS) and Resource
2 Management System (RMS) and the high-level firmware Flash Loader (FL) and NRG software.

3 The NRG software includes the NRG operating system and additionally the optional library
4 Management of NRG cards (version 01.03.0927) and the optional library NRG Reader Mode Support
5 (01.02.0800). The Management of NRG cards provides an API for the management and generation of
6 NRG cards. The optional NRG reader mode support library (01.02.0800) enables an access to external
7 NRG cards.

8 NRG software is not part of the TSF and do not implement any Security Functional Requirement.

9 The RMS firmware providing some functionality via an API to the Smartcard Embedded Software
10 contains for example SOLID FLASH™ NVM service routines and functionality for the tearing save write
11 into the SOLID FLASH™ NVM. The BOS firmware (BOS-V1 and BOS-V2) is used for test purposes during
12 start-up and the FL allows downloading of user software to the NVM during the manufacturing
13 process. The BOS is implemented in a separated Test-ROM being part of the TOE. For the M9900 two
14 different versions of the BOS are provided (BOS-V1 and BOS-V2). The version BOS-V1 (Firmware
15 Identifier 80001141, 80001150, 80001151) executes the UMSLC test during the startup phase; the
16 version BOS-V2 (Firmware Identifier 80001142) does not execute the UMSLC test during the startup
17 phase to short the time duration of the startup phase. The derivate M9906 with Firmware Identifier
18 80001150 includes the feature “hardening” and the derivate M9905 with Firmware Identifier 80001151
19 includes the features “hardening” and the “Burn-In Test”. The feature “hardening” analyzing a
20 random SOLID FLASH™ NVM page after every regular program operation for written bits that are
21 losing their charge, and, in this very unlikely case, the page is rewritten. The “Burn-In Test” during
22 production is used to stress the chip in a high temperature, high internal voltage and active operation
23 for a certain time and filtering out defect parts to get a low failure rate. The derivatives M9905 and
24 M9906 are qualified for an extended temperature range from -40°C to +105°C.

25 The two cryptographic co-processors serve the need of modern cryptography: The symmetric co-
26 processor (SCP) combines both AES and Triple-DES with dual-key or triple-key hardware acceleration.
27 The Asymmetric Crypto Co-processor, called Crypto2304T in the following, supports RSA-2048 bit
28 (4096-bit with CRT) and Elliptic Curve (EC) cryptography with high performance.

29 A True Random Number Generator (TRNG) specially designed for smart card applications is
30 implemented. The TRNG fulfils the requirements from the functionality class PTG.2 of the AIS31 and
31 produces genuine random numbers which then can be used internally or by the user software.

32 The software part of the TOE consists of the cryptographic libraries RSA and EC and asymmetric Base
33 libraries, the optional Symmetric Crypto Libraries (SCL) and Platform Support Layer (PSL) libraries. If a
34 RSA or EC library is part of the shipment, the corresponding asymmetric Base library is automatically
35 included. If the PSL library v4.00.09 or v4.00.10 is part of the shipment, the RSA, EC, Base libraries
36 v2.05.005 and the SCL library v2.01.011 are automatically included. If the PSL library v5.00.06 is part
37 of the shipment, the RSA, EC, Base libraries v2.07.003, the SCL library v2.04.003 and the HCL library
38 v1.01.003 are automatically included.

39 The RSA library is used to provide a high-level interface to RSA (Rivest, Shamir, Adleman)
40 cryptography implemented on the hardware component Crypto2304T and includes countermeasures
41 against SPA, DPA and DFA attacks. The routines are used for the generation of RSA key pairs¹, RSA
42 signature verification, RSA signature generation and RSA modulus recalculation. The hardware
43 Crypto2304T unit provides the basic long number calculations (add, subtract, multiply, square with

¹ Key generation functions are only provided by versions v2.05.005 and v2.07.003 of the RSA library

1 1100 bit numbers) with high performance. The RSA library is delivered as object code. The RSA library
2 can perform RSA operations from 512 to 4096 bits.

3 The EC library is used to provide a high-level interface to Elliptic Curve cryptography implemented on
4 the hardware component Crypto2304T and includes countermeasures against SPA, DPA and DFA
5 attacks. The routines are used for ECDSA signature generation, ECDSA signature certification, ECDSA
6 key generation and Elliptic Curve Diffie-Hellman key agreement. The EC library is delivered as object
7 code. The certification covers the standard NIST [DSS] and Brainpool [ECC] Elliptic Curves with key
8 lengths of 160, 163, 192, 224, 233, 256, 283, 320, 384, 409, 512 or 521 Bits. Note that there are
9 numerous other curve types, being also secure in terms of side channel attacks on this TOE, which can
10 the user optionally add in the composition certification process.

11 The asymmetric Base library provides the low level interface to the asymmetric cryptographic
12 coprocessor and has no user available interface. The asymmetric Base library does not provide any
13 security functionality, implements no security mechanisms and does not contribute to a security
14 functional requirement.

15 The Flash Translation Layer Library provides the interface to the external Flash-memory. The Flash
16 Translation Layer Library does not provide any security functionality, implements no security
17 mechanism, and does not contribute to a security functional requirement.

18 The Symmetric Crypto library (SCL) is used to provide a high level interface to DES/3DES and AES
19 symmetric cryptographic operations. It uses the SCP of the underlying hardware but implements also
20 countermeasures against all known weaknesses of the SCP (e.g. dummy calculations and block
21 repetitions). The symmetric crypto library consists of three C-library files Cipher.lib, AES.lib and
22 DES.lib. Those library files will not be distributed individually. Therefore we call those three library
23 files simply the Symmetric Crypto Library (SCL)

24
25 The Hash Cryptographic Library (HCL) provides the hash functions from the SHA-1 and SHA-2 family.
26 The hash functions are hardened against SPA template attacks.

27 The Platform Support Layer (PSL) library is used to provide a standardized interface to the hardware
28 by making use of the RSA, ECC, SCL and HCL libraries. The provided interfaces are syntactically similar
29 to Windows NT device driver calls.

30 To fulfill the high security standards for smartcards today and also in the future, this TOE utilizes an
31 integral security concept comprising countermeasure mechanisms specially designed against
32 possible attack scenarios. The TOE provide a robust set of sensors for the purpose of monitoring
33 proper chip operating conditions and detecting fault attack scenarios. The sensors are complemented
34 with digital error detection mechanisms such as parities, error detection codes and instruction stream
35 signatures. Probing and forcing attacks will be counteracted by the security optimized wiring
36 approach, implemented by an Infineon-specific shielding combined with secure wiring of security
37 critical signals, partly masking of security critical signals and by encryption of all memories inside the
38 chip (RAM, ROM, NVM). A decentralized alarm propagation and system deactivation principle is
39 implemented, further decreasing the risk of manipulating and tampering. Additionally, an online
40 check of the security mechanisms is available by using the User Mode Security Life Control (UMSLC).
41 Side-channel attacks (e.g. Timing Attack, SPA, DPA, EMA) are typically defeated using a combination of
42 hardware and software mechanisms, for this the TOE provides several supporting features e.g. trash
43 register writes and instruction interrupt prevention. The Instruction Stream Signature Checking (ISS)
44 is a powerful countermeasure against fault attacks that try to manipulate the execution sequence of
45 the instruction stream. All executed instructions are hashed in the CPUs signature register and the
46 hardware automatically checks the fitting of the values.

1 In this security target the TOE is described and a summary specification is given. The security
2 environment of the TOE during its different phases of the lifecycle is defined. The assets are identified
3 which have to be protected through the security policy. The threats against these assets are
4 described. The security objectives and the security policy are defined, as well as the security
5 requirements. These security requirements are built up of the security functional requirements as part
6 of the security policy and the security assurance requirements. These are the steps during the
7 evaluation and certification showing that the TOE meets the targeted requirements. In addition, the
8 functionality of the TOE matching the requirements is described.

9 The assets, threats, security objectives and the security functional requirements are defined in this
10 Security Target and in [1] and are referenced here. These requirements build up a minimal standard
11 common for all Smartcards.

12 The security functions are defined here in the security target as property of this specific TOE. Here it is
13 shown how this specific TOE fulfils the requirements for the standard defined in the Protection Profile
14 [1].

15 The user software can be implemented in various options depending on the user's choice and
16 described in chapter 2.9. Thereby the user software can be implemented the NVM or coming without
17 user software. In the latter case, the user downloads his entire software on his own using the Flash
18 Loader software.

19
20 The TOE uses also Special Function Registers SFR. These SFR registers are used for general purposes
21 and chip configuration. These registers are located in the SOLID FLASH™ NVM as configuration area
22 page.

23 A shielding algorithm finishes the upper layers above security critical signals and wires, finally
24 providing the so called "security optimized wiring".

25 The TOE with its integrated security features meets the requirements of all smart card applications
26 such as information integrity, access control, mobile telephone and identification, as well as uses in
27 electronic funds transfer and healthcare systems.

28 To sum up, the TOE is a powerful smart card IC with a large amount of memory and special peripheral
29 devices with improved performance, optimized power consumption, at minimal chip size while
30 implementing high security.

2 Target of Evaluation Introduction

The TOE description helps to understand the specific security environment and the security policy. In this context the assets, threats, security objectives and security functional requirements can be employed. The following is a more detailed description of the TOE than in [1] as it belongs to the specific TOE.

2.1 Definition of the TOE

The TOE comprises three parts:

- Hardware of the smart card security controller including all configurations and derivatives
- Associated firmware, software and optional software
- Documents.

The hardware configuration options and configuration methods are described in the chapters 1.1 and 2.9. The second part of this TOE includes the associated firmware and software required for operation. The TOE can be delivered in various configurations, achieved by means of blocking and depending on the customer order.

The documents as described in section 2.6 and listed in Table 1, are supplied as user guidance. All product derivatives of this TOE, including all configuration possibilities differentiated by the GCIM data and the configuration information output, are manufactured by Infineon Technologies AG. In the following descriptions, the term “manufacturer” stands short for Infineon Technologies AG, the manufacturer of the TOE. The Smartcard Embedded Software respectively user software is not part of the TOE. New configurations can occur at any time depending on the user blocking or by different configurations applied by the manufacturer. In any case the user is able to clearly identify the TOE hardware, its configuration and proof the validity of the certificate independently, meaning without involving the manufacturer. The various blocking options, as well as the means used for the blocking, are done during the manufacturing process or at user premises. Entirely all means of blocking and the the blocking involved firmware respectively software parts, used at Infineon Technologies AG and/or the user premises, are subject of the evaluation. All resulting configurations of a TOE derivative are subject of the certificate. All resulting configurations are either at the predefined limits or within the predefined configuration ranges.

One or more additional metal layer may be added on top of one of the TOE mask set. These additional metal layers, it could also be more than one, just reroute the pads. Therefore, this last rerouting on top does not change the function of the TOE itself and is depending on the package only, and are not relevant for the security of the TOE. For these reasons, the metal layers are out the scope of the certification and do not belong to the TOE. Of course, in all cases passivation and isolation coating is applied on top of the last layers carrying wires.

A shielding algorithm finishes the upper layers above security critical signals and wires, finally providing the so called “security optimized wiring”.

The firmware used for the TOE internal testing and TOE operation, the firmware and software parts exclusively used for the blocking, the parts of the firmware and software required for cryptographic support are part of the TOE and therefore part of the certification. The documents as described in chapter 2.6 are supplied as user guidance.

1 The term Smartcard Embedded Software is used in the following for all operating systems and
2 applications stored and executed on the TOE. The TOE is the platform for the Smartcard Embedded
3 Software. The Smartcard Embedded Software itself is not part of the TOE. The TOE does not require
4 any non-TOE hardware/software/firmware.

5 **2.1.1 Major security functions of the TOE**

6 The major security functions of the TOE are:

- 7 • Memory Protection Unit
- 8 • Memory Encryption/Decryption Unit
- 9 • Sensors for the purpose of monitoring proper chip operating conditions and detecting fault attack
10 scenarios complemented with digital error detection mechanisms such as parities, error detection
11 codes and instruction stream signatures
- 12 • Security optimized wiring for protection of security critical signals
- 13 • Instruction Stream Signature Checking (ISS) as a countermeasure against fault attacks that try to
14 manipulate the execution sequence of the instruction stream
- 15 • Symmetric cryptographic coprocessor supporting AES and 3DES (optional)
- 16 • Crypto2304T, an asymmetric crypto coprocessor supporting RSA and EC (optional)
- 17 • Cryptographic libraries for RSA and EC computations (optional)
- 18 • Cryptographic libraries for DES and AES computations (optional)
- 19 • Hash library for SHA-1 and SHA-2 hash functions (optional)
- 20 • A true random number generator, which can be used as a security service to the user and for
21 internal purpose

23 **2.1.2 Not part of the TOE and not part of the certification**

24 Not part of the TOE and not part of the certification are

- 25 • the Smartcard Embedded Software respectively user software, and
- 26 • the piece of software running at user premises and collecting the BPU receipts coming from the
27 TOE. This BPU software part is the commercially deemed part of the BPU software, not running on
28 the TOE, but allowing refunding the customer, based on the collected user blocking information.
29 The receipt from each blocked TOE is collected by this software – chip by chip.
- 30 • The NRG software

32 **2.2 Hardware of the TOE**

33 The hardware part of the TOE (see Figure 1) as defined in [1] is comprised of:

34 Core System

- 35 • 32-bit CPU implementation of ARM Secure Core SC300 based on ARMv7-M Instruction set
36 architecture including the Instruction Stream Signature Checking (ISS)
- 37 • CACHE for code and data buffering
- 38 • Memory Encryption/Decryption Unit (MED) and Error Detection Unit
- 39 • Memory Protection Unit (MPU)
- 40 • Nested Vectored Interrupt Controller (NVIC)

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38

Interfaces

- Universal Asynchronous Receiver/Transmitter (UART)
- Single-Wire Protocol (SWP) with NRG interface
- Inter Integrated Circuit (I2C) interface
- General Purpose Input Output (GPIO)
- Synchronous Serial Communication (SSC) which provides the Serial Peripheral Interface (SPI)
- Universal Serial Bus (USB) interface
- Standard ISO Interface (PAD)

Memories

- Read-Only Memory (ROM, for internal firmware)
- Random Access Memory (RAM)
- SOLID FLASH™ NVM memory (NVM)

Note that the TOE has implemented a SOLID FLASH™ NVM memory module. Parts of this memory module are configured to work as an EEPROM.

Peripherals

- True Random Number Generator (TRNG)
- System Module (SYS)
- Clock Unit (CLK)

Coprocessors


- Crypto2304T co-processor for asymmetric algorithms like RSA and EC (Crypto, optional)
- Symmetric Crypto co-processor for 3DES and AES Standards (SCP, optional)

Analog Module (ANA)

- Glitch Sensor
- Temperature Sensor
- Backside Light Detector
- User Mode Security Life Control (UMSLC)

Buses

- Memory Bus
- Peripheral Bus



1

2
3
4
5
6
7
8
9
10
11
12
13

Core	Core System	ROM	Read Only Memory
NVM	SOLID FLASH™ NVM	RAM	Random Access Memory
CLK	Clock Unit	SYS	System Module
Crypto	Crypto2304T	SCP	Symmetric Crypto Processor
CRC	Cyclic Redundancy Check	TRNG	True Random Number Generator
T&W	Timer and Watchdog	UART	UART
I2C	Inter Integrated Circuit	GPIO	General Purpose IO
SSC	Synchronous Serial Communication	SWP	Single Wire Protocol
USB	Universal Serial Bus	ANA	Analog Units
ISO	Standard Interface	ISO	Standard ISO Interface
EXF	External Flash-memory (optional)		

14 **Figure 1 Block diagram of the M990X products (TOE parts are filled with light green, interface**
 15 **parts are filled in light blue)**

16

17 The TOE consists of smart card ICs (Security Controllers) meeting high requirements in terms of
 18 performance and security. They are manufactured by Infineon Technologies AG in a 90 nm CMOS-
 19 technology (L90). This TOE is intended to be used in smart cards for particularly security-relevant
 20 applications and for its previous use as developing platform for smart card operating systems
 21 according to the lifecycle model from [1]

22 The term Smartcard Embedded Software is used in the following for all operating systems and
 23 applications stored and executed on the TOE. The TOE is the platform for the Smartcard Embedded
 24 Software. The Smartcard Embedded Software itself is not part of the TOE.

25 The TOE consists of a core system, memories, co-processors, security peripherals, control logic and
 26 peripherals. The major components of the core system are the 32-bit CPU (Central Processing Unit),

1 the MPU (Memory Protection Unit), the MED (Memory Encryption/Decryption Unit), the Nested
2 Vectored Interrupt Controller (NVIC), the Instruction Stream Signature Checking (ISS) and the Cache
3 system. The TOE contains the co-processors for RSA/EC (Crypto2304T) and DES/AES (SCP) processing,
4 a CRC module and the peripherals random number generator, four timers and two watchdog timers
5 and several external interface services. All data of the memory block is encrypted, RAM and ROM are
6 equipped with an error detection code (EDC) and the SOLID FLASH™ NVM is equipped in addition with
7 an error correction code (ECC).

8 The memories are connected to the Core with the Memory Bus and the peripherals are connected
9 with the Peripheral Bus.

10 The Analog Modules (ANA) serve for operation within the specified range and manage the alarms. A set
11 of sensors (temperature sensor, backside light detector, glitch sensor) is used to detect excessive
12 deviations from the specified operational range and serve for robustness of the TOE and the UMSLC
13 function can be used to test the alarm lines.

14 The CPU is compatible with the instruction set of the ARMv7_M architecture. Despite its compatibility
15 the CPU implementation is entirely proprietary and not standard.

16 The CPU accesses the memory via the integrated Memory Encryption and Decryption unit (MED). The
17 memory model of the TOE provides two distinct, independent levels. Additionally up to eight regions
18 can be defined with different access rights controlled by the Memory Protection Unit (MPU). Errors in
19 RAM and ROM are automatically detected (EDC, Error Detection Code), in terms of the SOLID FLASH™
20 NVM errors are detected and 1-Bit-errors are also corrected (ECC, Error Correction Code).

21 The controller of this TOE stores both code and data in a linear 4-GByte memory space, allowing direct
22 access without the need to swap memory segments in and out of memory using a memory protection
23 unit.

24 Additionally an optional external Flash-memory (EXF) connected via the SSC/GPIO interfaces is
25 available. The data stored in the external Flash-memory are not protected as the external Flash-
26 memory is not part of the security functional requirements (SFR) of the TOE and not in the scope of
27 the evaluation.

28 The CACHE is a high-speed memory-buffer located between the CPU and the (external) main
29 memories holding a copy of some of the memory contents to enable access, which is considerably
30 faster than retrieving the information from the main memory. In addition to its fast access speed, the
31 CACHE also consumes less power than the main memories. The CACHE is equipped with a integrity
32 check to verify the contents of the cache memories.

33 A True Random Number Generator (TRNG) specially designed for smart card applications is
34 implemented. The TRNG fulfils the requirements from the functionality class PTG.2 of the AIS31 and
35 produces genuine random numbers which then can be used internally or by the user software.

36 The implemented sleep mode logic (clock stop mode per ISO/IEC 7816-3) is used to reduce the overall
37 power consumption. The timers permits easy implementation of communication protocols such as
38 T=1 and all other time-critical operations. The UART-controlled I/O interface allows the smart card
39 controller and the terminal interface to be operated independently.

40 The Clock Unit (CLKU) supplies the clocks for all components of the TOE. It generates the system clock
41 and an approximately 1MHz clock for the timers. The 1MHz clock is derived from an internal oscillator,
42 while the system clock may either be based on the internal oscillator clock (internal clock mode) or on
43 an external clock (external clock mode). Additionally a sleep mode is available. When operating in the
44 internal clock mode the system frequency can be configured by the user software combined with the
45 current limitation functionality. In the external clock mode the clock is derived from the external clock
46 and a parameter with the range of 1 to 8. The system frequency may be 1 up to 8 times the externally

1 applied frequency but is of course limited to the maximum system frequency and can be combined
2 with the current limitation function.

3 Two co-processors for cryptographic operations are implemented on the TOE. The Crypto2304T for
4 calculation of asymmetric algorithms like RSA and Elliptic Curve (EC) and the Symmetric
5 Cryptographic Processor (SCP) for dual-key or triple-key triple-DES and AES calculations. These co-
6 processors are especially designed for smart card applications with respect to the security and power
7 consumption. The SCP module computes the complete DES algorithm within a few clock cycles and is
8 especially designed to counter attacks like DPA, EMA and DFA. The Crypto2304T module provides
9 basic functions for the implementation of RSA and EC cryptographic libraries.

10 Note that this TOE can be delivered with both crypto co-processors accessible, or with a blocked SCP
11 or with a blocked Crypto2304T, or with both crypto co-processors blocked. The blocking depends on
12 the customer demands prior to the production of the hardware. No accessibility of the deselected
13 cryptographic co-processors is without impact on any other security policy of the TOE; it is exactly
14 equivalent to the situation where the user decides just not to use the cryptographic co-processors.

15 The cyclic redundancy check (CRC) module is a 16-bit checksum generator, which shall not be used for
16 security-critical data. The TOE includes two timer modules each with two 16-bit general purpose
17 timers. The timer module can be used also as watchdog timer to monitor system operation for
18 possible timeouts and to check the correct order of operation.

19 An Interface Management module, located in the System Module (SYS), provides the TOE with the
20 possibility to maintain two or more data interfaces simultaneously. The TOE is provided with,
21 dependent on the configuration, different peripherals and interfaces as the Universal Serial Bus (USB),
22 the SWP Slave Peripheral (SWP), the Synchronous Serial Communication (SSC), which provides the
23 serial Peripheral Interface (SPI), the GPIO module (GPIO), the Inter-Integrated Circuit Module (I2C) and
24 the Standard ISO Interface (PAD) to satisfy the different market requirements.

25 **2.2.1 Non-TOE parts of the hardware**

26 The following parts of the hardware are not part of the certification scope.

- 27 • Checksum module (CRC)
- 28 • External Flash-memory (EXF, optional)

31 **2.3 Firmware of the TOE**

32 **The entire firmware and software of the TOE consists of different parts:**

33 The BOS (Boot Software) and the RMS (Resource Management System) compose the TOE firmware
34 stored in the ROM and the patches hereof in the SOLID FLASH™ NVM. All mandatory functions for start-
35 up and internal testing (BOS) are protected by a dedicated hardware firewall. Additionally two levels
36 are provided, the privileged level and the non-privilege level, both are protected by a hardwired
37 Memory Protection Unit (MPU) setting. For the TOE two different versions of the BOS are provided
38 (BOS-V1 and BOS-V2). The version BOS-V1 (Firmware Identifier 80001141, 80001150, 80001151)
39 executes the UMSLC test during the startup phase, the version BOS-V2 (Firmware Identifier 80001142)
40 does not execute the UMSLC test during the startup phase to shorten the time duration of the startup
41 phase. For the M9906 the BOS-V1 version (Firmware Identifier 80001150) includes the feature
42 “hardening” and for the M9905 the BOS-V1 version (Firmware Identifier 80001151) includes the
43 features “hardening” and the “Burn-In Test”. The feature “hardening” analyzing a random SOLID

FLASH™ NVM page after every regular program operation for written bits that are losing their charge, and, in this very unlikely case, the page is rewritten. The “Burn-In Test” during production is used to stress the chip in a high temperature, high internal voltage and active operation for a certain time and filtering out defect parts to get a low failure rate. The derivatives M9905 and M9906 are qualified for an extended temperature range from -40°C to +105°C.

The RMS is accessible in privileged level only. The FL (Flash Loader) allows downloading of user software to the NVM during the manufacturing process and can be completely deactivated.

2.4 Optional software of the TOE

The optional software part of the TOE consists of the cryptographic libraries RSA and EC and asymmetric Base libraries, the optional SCL, the optional Platform Support Library (PSL).

The RSA library is used to provide a high-level interface to the RSA cryptography implemented on the hardware component Crypto2304T and includes countermeasures against SPA, DPA and DFA attacks.

The routines are used for the generation of RSA Key Pairs¹, the RSA signature verification, the RSA signature generation and the RSA modulus recalculation. The module provides the basic long number calculations (add, subtract, multiply, square with 1100-bit numbers) with high performance.

The RSA library is delivered as object code and is integrated in this way into the user software. The RSA library can perform RSA operations from 512 to 4096 bits. Depending on the customer’s choice, the TOE can be delivered with the 4096 code portion or with the 2048 code portion only. The 2048 code portion is included in both.

Part of the evaluation are the RSA straight operations with key lengths from 1024 bits to 2048 bits, and the RSA CRT operations with key lengths of 1024 bits to 4096 bits. Note that key lengths below 1024 bits are not included in the certificate.

The EC library is used to provide a high level interface to Elliptic Curve cryptography and includes countermeasures against SPA, DPA and DFA attacks. The routines are used for ECDSA signature generation, ECDSA signature verification, ECDSA key generation and Elliptic Curve Diffie-Hellman key agreement. The EC library is delivered as object code and integrated in this way into the user software. The certification covers the standard NIST [DSS] and Brainpool [ECC] Elliptic Curves with key lengths of 160, 163, 192, 224, 233, 256, 283, 320, 384, 409, 512 or 521 Bits. Note that there are numerous other curve types, being also secure in terms of side channel attacks on this TOE, which can the user optionally add in the composition certification process.

The Asymmetric Base library provides the low level interface to the asymmetric cryptographic coprocessor for the RSA and ECC cryptographic libraries and has no user available interface. It does not support any security relevant policy or function. The Base, ECC and RSA library can optionally be delivered in different versions:

- The version v2.05.005, which is a dependency for the PSL library v 4.00.09 and v4.00.10,
- The version v2.07.003, which is a dependency for the PSL library v5.00.06.

The Symmetric Crypto library (SCL) is used to provide a high level interface to DES/3DES and AES symmetric cryptographic operations. It uses the SCP of the underlying hardware but implements also countermeasures against all known weaknesses of the SCP (e.g. dummy calculations). The symmetric crypto library consists of three C-library files Cipher.lib, AES.lib and DES.lib. Those library files will not be distributed individually. Therefore we call those three library files simply the Symmetric Crypto Library (SCL). The SCL library can optionally delivered in different versions

¹ Key generation functions are only provided by versions v2.05.005 and v2.07.003 of the RSA library

- The legacy version v2.01.011 for backward compatibility, which is a dependency for the PSL v4.00.09 and v4.00.10,
- The legacy version v2.02.010 for backward compatibility,
- The most recent version v2.04.003, which is a dependency for the PSL v5.00.06.

The Hash Cryptographic Library (HCL) provides interfaces to the SHA-1 and SHA-2 family. The HCL library can optionally delivered in version

- v1.01.003, which is a dependency for the PSL v5.00.06.

The Platform Support Layer (PSL) library is used to provide a standardized interface to the hardware, directly or via the RSA, ECC and SCL library. The provided interfaces are syntactically similar to Windows NT device driver calls. The PSL library can optionally be delivered in different versions

- v4.00.09,
- v4.00.10,
- v5.00.06.

Table 2 Chip and optional software delivery matrix

Chip	Waferfab	Toplayer	Firmware-ID	RSA/ECC lib	SCL	PSL	HCL
M9900 A22	Dresden	none	80001141 (BOS-V1) 80001142 (BOS-V2)	2.05.005 2.07.003	2.01.011 2.02.010 2.04.003	4.00.09 4.00.10 5.00.06	1.01.003
M9900 C22	Dresden	WLP	80001141 (BOS-V1) 80001142 (BOS-V2)	2.05.005 2.07.003	2.01.011 2.02.010 2.04.003	4.00.09 4.00.10 5.00.06	1.01.003
M9000 D22	Dresden	WLB	80001141 (BOS-V1) 80001142 (BOS-V2)	2.05.005 2.07.003	2.01.011 2.02.010 2.04.003	4.00.09 4.00.10 5.00.06	1.01.003
M9900 G11	TSMC	WLB	80001141 (BOS-V1) 80001142 (BOS-V2)	2.07.003	n.A.	n.A.	n.A.
M9905 A11	Dresden	none	80001151 (BOS-V1)	2.05.005 2.07.003	2.01.011 2.02.010 2.04.003	4.00.09 4.00.10 5.00.06	1.01.003
M9906 A11	Dresden	none	80001150 (BOS-V1)	2.05.005 2.07.003	2.01.011 2.02.010 2.04.003	4.00.09 4.00.10 5.00.06	1.01.003

2.5 Interfaces of the TOE

- The physical interface of the TOE to the external environment is the entire surface of the IC.
- The electrical interface of the TOE to the external environment is constituted by the pads of the chip:
 - The five ISO 7816 pads consist particularly of the contacted RES, I/O, CLK lines and supply lines VCC and GND. The contact based communication is according to ISO 7816/ETSI/EMV. The I2C communication can be driven via the ISO 7816 pads. In this case no other communication using the ISO 7816 pads is possible.
 - The GPIO interface consists of 4 pads which can be individually configured and combined.

- 1 – Also the I2C and the SSC/SPI communication can be exclusively driven via the GPIO pads. In this
- 2 case no other communication using the GPIO pads is possible.
- 3 – The USB interface is build out of two dedicated pads for data communication and two pads
- 4 used from the ISO 7816 interface supplying power and ground.
- 5 – The SWP interface is build out of one pad to support the SWP slave functionality.
- 6 • The data-oriented I/O interface to the TOE is formed by the I/O pad.
- 7 • The interface to the firmware is constituted by special registers used for hardware configuration
- 8 and control (Special Function Registers, SFR).
- 9 • The interface of the TOE to the operating system is constituted on one hand by the RMS routine
- 10 calls and on the other by the instruction set of the TOE.
- 11 • The interface of the TOE to the test routines is formed by the BOS test routine call, i.e. entry to test
- 12 mode (OS-TM entry).
- 13 • The interface to the RSA calculations is defined by the RSA library (optionally).
- 14 • The interface to the EC calculations is defined by the EC library (optionally).
- 15 • The interface to the symmetric crypto operations DES/3DES/AES is defined by the SCL library
- 16 (optionally).
- 17 • The interface to the PSL library is defined by the PSL Specification (optionally).

18 **2.6 Guidance documentation**

19 The guidance documentation is listed in Table 1

20 Finally the certification report may contain an overview of the recommendations to the software
21 developer regarding the secure use of the TOE. These recommendations are also included in the
22 ordinary documentation.

23 **2.7 Forms of delivery**

24 The TOE can be delivered in form of bare dies, in form of plain wafers, in form of complete modules
25 (wire bond module M4.x, provided as single chip wire bond or as stacked wire bond), or in one of the
26 following an IC cases: MFC5.8 (FCOS), PG-VQFN-8-1, PG-VQFN-32-13 (SMD) and P-M2M4.7-8-1 (for
27 M9905 and M9906). The form of delivery does not affect the TOE security and it can be delivered in any
28 form, as long as the processes applied and sites involved have been subject of the appropriate audit.

29 The delivery can therefore be at the end of phase 3 or at the end of phase 4 which can also include
30 pre-personalization steps according to PP [1]. Nevertheless in both cases the TOE is finished and the
31 extended test features are removed. In this document are always both cases mentioned to avoid
32 incorrectness but from the security policy point of view the two cases are identical.

33 The delivery to the software developer (phase 2 → phase 1) contains the development package and is
34 delivered in form of documentation as described above, data carriers containing the tools and
35 emulators as development and debugging tool.

36 Part of the software delivery could also be the Flash Loader program, provided by Infineon
37 Technologies, running on the TOE and receiving via the UART interface the transmitted information of
38 the user software to be loaded into the SOLID FLASH™ NVM memory. The download is only possible
39 after successful authentication. The user software can also be downloaded in an encrypted way. In
40 addition, the user can permanently block further use of the Flash Loader. Whether the Flash Loader
41 program is present or not depends on the procurement order.

42 **Table 3 TOE deliveries: forms and methods**

TOE Component	Delivered Format	Delivery Method	Comment
M9900 C11/D11/G11/A22	See text above	Postal transfer in cages	All materials are delivered to distribution centers in cages, locked.
M9905 A11/M9906 A11	See text above	Postal transfer in cages	All materials are delivered to distribution centers in cages, locked.
All Firmware	–	–	Stored on the delivered hardware.
All software libraries	ARM Library File (object code)	Secured download ¹	–
All User Guidance documents	Personalized PDF	Secured download	–

1

2

2.8 Production sites

4 The silicon of the design A11, A22, C22 and D22 is produced in Dresden.

5 The silicon of the design G11 is produced at TSMC/Taiwan

6 The delivery measures are described in the ALC_DVS aspect.

7

8 **Table 4 Production site in chip identification**

Production Site	Chip Identification
Dresden, Germany	byte number 13 (Fab number): 02 _H
TSMC, Taiwan	byte number 13 (Fab number): 0A _H

9

10

11 2.9 TOE Configuration

12 This TOE is represented by various configurations called products, which are all derived from the
13 equal hardware design M9900, M9905 and M9906. The same mask is used to produce different
14 products of the TOE. The first metal mask (called the M1 mask) contains the specific information to
15 identify the TOE.

16 The M9900, M9905 and M9906 product offers different configuration options, which a customer can
17 choose. The mechanism to choose a configuration can be done by the following methods:

- 18 1. by product selection or dialog-based in Tools,
- 19 2. via Bill-per-Use (BpU) and Flash Loader (FL),

20 The degree of freedom for configuring the TOE is predefined by Infineon Technologies AG. The list of
21 predefined TOE configurations is given, as an example in Table 5 and in the SLE97 Hardware
22 Reference Manual [7], section 18. Additional the Table 5 gives an overview about the maximum
23 configurable memory and frequency sizes of the TOE.

¹ Secured download is a way of delivery of documentation and TOE related software using a secure ishare connected to Infineon customer portal. The TOE user needs a DMZ Account to login (authenticate) via the Internet.

1 All these possible TOE configurations equal and/or within the specified ranges are covered by the
2 certificate.

3
4 For details about the TOE configurations, please see [ST]

5
6 Beside fix TOE configurations, which can be ordered as usual, this TOE implements optionally the so
7 called Bill-Per-Use (BPU) ability. This solution enables the customer to tailor the product on his own
8 to the required configuration by blocking parts of the chip on demand into the final configuration at
9 his own premises, without further delivery or involving support by Infineon Technology AG.

10 Customers, who are intended to use this feature receiving the TOE in a predefined configuration
11 including the Flash Loader software, enhanced with the BPU blocking software. The blocking
12 information is part of a chip configuration area and can be modified by customers using specific
13 APDUs. Once a final blocking is done, further modifications are disabled.

14 The BPU software part is only present on the products which have been ordered with the BPU option.
15 In all other cases this software is not present on the product.

16 Additionally the user can choose between different firmware BOS versions and optional software
17 libraries.

18 For the M9900 derivative the user can choose the TOE with the BOS firmware in the version BOS-V1 or
19 BOS-V2.

20 The user can choose between one of the management of NRG libraries (version 01.03.0927) and the
21 NRG reader mode support library (01.02.0800) or the user can choose only one of the three libraries.
22 Please note that the NRG libraries are not part of this certification.

23 In the case the TOE is equipped with the External Flash memory the user can choose the Flash
24 Translation Layer (V1.01.0008) library.

25 The hardware of this TOE can be delivered with the following configuration options:

- 26 • both crypto co-processors accessible
- 27 • with a blocked SCP
- 28 • with a blocked Crypto2304T
- 29 • both crypto co-processors blocked

30 In case the SCP is blocked, no AES and 3DES computation supported by hardware is possible. In the
31 case the Crypto2304T is blocked, no RSA and EC computation supported by hardware is possible. No
32 accessibility of the deselected cryptographic co-processors is without impact on any other security
33 policy of the TOE; it is exactly equivalent to the situation where the user decides just not to use the
34 cryptographic co-processors.

35 The TOE can be delivered with the following optional libraries

- 36 • RSA
- 37 • ECC
- 38 • Asymmetric Base library for RSA and ECC
- 39 • SCL for AES/DES
- 40 • PSL

41
42 The libraries of this TOE can be delivered according to the following dependencies:

- 43 • If the PSL library v4.00.09 or 4.00.10 is delivered, the RSA, EC and Base v2.05.005 libraries as well as
44 the SCL v2.01.011 library are automatically part of it.
- 45 • If the PSL library v5.00.06 is delivered, the RSA, EC and Base v2.07.003 libraries as well as the SCL
46 v2.04.003 library and the HCL library are automatically part of it.

1 In case of deselecting one or several of these libraries the TOE does not provide the respective
2 functionality.
3

4 **2.10 TOE initialization with Customer Software**

5 Beside the various TOE configurations further possibilities of how the user inputs his software on the
6 TOE are in place. This provides a maximum of flexibility and for this an overview is given in the
7 following table:
8

9 **Table 5 Options to implement user software at Infineon production premises**

1	The user or/and a subcontractor downloads the software into the SOLID FLASH™ NVM memory on his own. Infineon Technologies AG has not received user software and there are no user data in the ROM.	The Flash Loader can be activated or reactivated by the user or subcontractor to download his software in the SOLID FLASH™ NVM memory.
2	The user provides software for the download into the SOLID FLASH™ NVM memory to Infineon Technologies AG. The software is downloaded to the SOLID FLASH™ NVM memory during chip production. There are no user data in the ROM.	The Flash Loader is deactivated.
3	The user provides software for the download into the SOLID FLASH™ NVM memory to Infineon Technologies AG. The software is downloaded to the SOLID FLASH™ NVM memory during chip production. There are no user data in the ROM	The Flash Loader is blocked afterwards but can be activated or reactivated by the user or subcontractor to download his software in the SOLID FLASH™ NVM memory. Precondition is that the user has provided an own reactivation procedure in software prior chip production to Infineon Technologies AG.

10
11 The Generic Chip Identification Mode (GCIM) data of the TOE allows a unique identification of each
12 TOE and provides several detailed production information. The Chip Identification Mode data is
13 accessible by a non-ISO reset or can be read directly from the configuration area located at the NVM
14 by the user operating system. The SLE97 Hardware Reference Manual [7] gives a detailed description
15 of the GCIM data.

3 Conformance Claims (ASE_CCL)

3.1 CC Conformance Claim

This Security Target (ST) and the TOE claim conformance to Common Criteria version v3.1 part 1 [2], part 2 [3] and part 3 [4].

Conformance of this ST is claimed for:

Common Criteria part 2 extended and Common Criteria part 3 conformant.

3.2 PP Claim

This Security Target is in **strict conformance** to the Security IC Platform Protection Profile [1].

The Security IC Platform Protection Profile is registered and certified by the Bundesamt für Sicherheit in der Informationstechnik¹ (BSI) under the reference BSI-PP-0035, Version 1.0, dated 15.06.2007.

The security assurance requirements of the TOE are according to the Security IC Platform Protection Profile [1]. They are all drawn from Part 3 of the Common Criteria version v3.1.

The augmentations of the PP [1] are listed below.

Table 6 Augmentations of the assurance level of the TOE

Assurance Class	Assurance components	Description
Life-cycle support	ALC_DVS.2	Sufficiency of security measures
Vulnerability assessment	AVA_VAN.5	Advanced methodical vulnerability analysis

3.3 Package Claim

This Security Target does not claim conformance to a package of the PP [1].

The assurance level for the TOE is EAL5 augmented with the components ALC_DVS.2 and AVA_VAN.5.

¹ Bundesamt für Sicherheit in der Informationstechnik (BSI) is the German Federal Office for Information Security

3.4 Conformance Rationale

This security target claims strict conformance only to one PP, the PP [1].

The Target of Evaluation (TOE) is a typical security IC as defined in PP chapter 1.2.2 comprising:

- the circuitry of the IC (hardware including the physical memories),
- configuration data, initialisation data related to the IC Dedicated Software and the behaviour of the security functionality
- the IC Dedicated Software with the parts
- the IC Dedicated Test Software,
- the IC Dedicated Support Software.

The TOE is designed, produced and/or generated by the TOE Manufacturer.

Security Problem Definition:

Following the PP [1], the security problem definition is enhanced by adding an additional threat, an organization security policy and an augmented assumption. Including these add-ons, the security problem definition of this security target is consistent with the statement of the security problem definition in the PP [1], as the security target claimed strict conformance to the PP [1].

Conformance Rationale:

The augmented organizational security policy P.Add-Functions, coming from the additional security functionality of the cryptographic libraries, the augmented assumption A.Key-Function, related to the usage of key-dependent function, and the threat memory access violation, due to specific TOE memory access control functionality, have been added. These add-ons have no impact on the conformance statements regarding CC [2] and PP [1], with following rationale:

The security target remains conformant to CC [2], claim 482 as the possibility to introduce additional restrictions is given.

The security target fulfils the strict conformance claim of the PP [1] due to the application notes 5, 6 and 7 which apply here. By those notes the addition of further security functions and security services are covered, even without deriving particular security functionality from a threat but from a policy.

Due to additional security functionality, one coming from the cryptographic libraries - O.Add-Functions, the memory access control - O.Mem-Access, and the hash additional security objectives have been introduced. These add-ons have no impact on the conformance statements regarding CC [2] and PP [1], with following rationale:

The security target remains conformant to CC [2], claim 482 as the possibility to introduce additional restrictions is given.

The security target fulfils the strict conformance of the PP [1] due to the application note 9 applying here. This note allows the definition of high-level security goals due to further functions or services provided to the Security IC Embedded Software.

Therefore, the security objectives of this security target are consistent with the statement of the security objectives in the PP [1], as the security target claimed strict conformance to the PP [1].

38

1 All security functional requirements defined in the PP [1] are included and completely defined in this
2 ST. The security functional requirements listed in the following are all taken from Common Criteria
3 part 2 [3] and additionally included and completely defined in this ST:

- 4 • FDP_ACC.1 “Subset access control”
- 5 • FDP_ACF.1 “Security attribute based access control”
- 6 • FMT_MSA.1 “Management of security attributes”
- 7 • FMT_MSA.3 “Static attribute initialisation”
- 8 • FMT_SMF.1 “Specification of Management functions”
- 9 • FCS_COP.1 “Cryptographic support”
- 10 • FCS_CKM.1 “Cryptographic key generation”
- 11 • FDP_SDI.1 “Stored data integrity monitoring
- 12 • FDP_SDI.2 “Stored data integrity monitoring and action

13 The security functional requirement

- 14 • FPT_TST.2 “Subset TOE security testing“(Requirement from [3])
- 15 • FCS_RNG.1 “Generation of Random Numbers”

16 is included and completely defined in this ST, section 6.

17 All assignments and selections of the security functional requirements are done in the PP [1] and in
18 this security target in section 7.5.

19 The Assurance Requirements of the TOE obtain the Evaluation Assurance Level 5 augmented with the
20 assurance components ALC_DVS.2 and AVA_VAN.5 for the TOE.

21

22 **3.5 Application Notes**

23 The functional requirement FCS_RNG.1 is a refinement of the FCS_RNG.1 defined in the Protection
24 Profile [1] according to “Anwendungshinweise und Interpretationen zum Schema (AIS)” [15].

4 Security Problem Definition (ASE_SPD)

The content of the PP [1] applies to this chapter completely.

4.1 Threats

The threats are directed against the assets and/or the security functions of the TOE. For example, certain attacks are only one step towards a disclosure of assets while others may directly lead to a compromise of the application security. The more detailed description of specific attacks is given later on in the process of evaluation and certification. An overview on attacks is given in PP [1] section 3.2.

The threats to security are defined and described in PP [1] section 3.2.

Table 7 Threats according PP [1]

T.Phys-Manipulation	Physical Manipulation
T.Phys-Probing	Physical Probing
T.Malfunction	Malfunction due to Environmental Stress
T.Leak-Inherent	Inherent Information Leakage
T.Leak-Forced	Forced Information Leakage
T.Abuse-Func	Abuse of Functionality
T.RND	Deficiency of Random Numbers

4.1.1 Additional Threat due to TOE specific Functionality

The additional functionality of introducing sophisticated privilege levels and access control allows the secure separation between the operation system(s) and applications, the secure downloading of applications after personalization and enables multitasking by separating memory areas and performing access controls between different applications. Due to this additional functionality “area based memory access control” a new threat is introduced.

The Smartcard Embedded Software is responsible for its User Data according to the assumption “Treatment of User Data (A.Resp-App)”. However, the Smartcard Embedded Software may comprise different parts, for instance an operating system and one or more applications. In this case, such parts may accidentally or deliberately access data (including code) of other parts, which may result in a security violation.

The TOE shall avert the threat “Memory Access Violation (T.Mem-Access)” as specified below.

T.Mem-Access Memory Access Violation

Parts of the Smartcard Embedded Software may cause security violations by accidentally or deliberately accessing restricted data (which may include code) or privilege levels. Any restrictions are defined by the security policy of the specific application context and must be implemented by the Smartcard Embedded Software.

Table 8 Additional threats due to TOE specific functions and augmentations

T.Mem-Access	Memory Access Violation
--------------	-------------------------

For details see PP [1] section 3.2.

1 **4.1.2 Assets regarding the Threats**

2 The primary assets concern the User Data which includes the user data as well as program code
3 (Security IC Embedded Software) stored and in operation and the provided security services. These
4 assets have to be protected while being executed and or processed and on the other hand, when the
5 TOE is not in operation.

6 This leads to four primary assets with its related security concerns:

- 7 • SC1 Integrity of User Data and of the Security IC Embedded Software (while being
8 executed/processed and while being stored in the TOE's memories),
- 9 • SC2 Confidentiality of User Data and of the Security IC Embedded Software (while being processed
10 and while being stored in the TOE's memories)
- 11 • SC3 Correct operation of the security services provided by the TOE for the Security IC Embedded
12 Software.
- 13 • SC4 Continuous availability of random numbers

14 SC4 is an additional security service provided by this TOE which is the availability of random numbers.
15 These random numbers are generated either by a true random number or a deterministic random
16 number generator or by both, when a true random number is used as seed for the deterministic
17 random number generator. Note that the generation of random numbers is a requirement of the PP
18 [1].

19 To be able to protect the listed assets the TOE shall protect its security functionality as well. Therefore
20 critical information about the TOE shall be protected. Critical information includes:

- 21 • logical design data, physical design data, IC Dedicated Software, and configuration data
- 22 • Initialisation Data and Pre-personalisation Data, specific development aids, test and
23 characterisation related data, material for software development support, and reticles.

24 The information and material produced and/or processed by the TOE Manufacturer in the TOE
25 development and production environment (Phases 2 up to TOE Delivery) can be grouped as follows:

- 26 • logical design data,
- 27 • physical design data,
- 28 • IC Dedicated Software, Security IC Embedded Software, Initialisation Data and Pre-personalisation
29 Data,
- 30 • specific development aids,
- 31 • test and characterisation related data,
- 32 • material for software development support, and
- 33 • reticles and products in any form

34 as long as they are generated, stored, or processed by the TOE Manufacturer.

35 For details see PP [1] section 3.1.

36 **4.2 Organizational Security Policies**

37 The TOE has to be protected during the first phases of their lifecycle (phases 2 up to TOE delivery
38 which can be after phase 3 or phase 4). Later on each variant of the TOE has to protect itself. The
39 organizational security policy covers this aspect.

40 P.Process-TOE Protection during TOE Development and Production

1 An accurate identification must be established for the TOE. This requires that each instantiation of the
2 TOE carries this unique identification.

3 The organizational security policies are defined and described in PP [1] section 3.3. Due to the
4 augmentations of PP [1] an additional policy is introduced and described in the next chapter.

5 **Table 9 Organizational Security Policies according PP [1]**

P.Process-TOE	Protection during TOE Development and Production
---------------	--------------------------------------------------

6 **4.2.1 Augmented Organizational Security Policy**

7 Due to the augmentations of the PP [1] an additional policy is introduced.

8 The TOE provides specific security functionality, which can be used by the Smartcard Embedded
9 Software. In the following specific security functionality is listed which is not derived from threats
10 identified for the TOE's environment because it can only be decided in the context of the smartcard
11 application, against which threats the Smartcard Embedded Software will use the specific security
12 functionality.

13 The IC Developer / Manufacturer must apply the policy "Additional Specific Security Functionality
14 (P.Add-Functions)" as specified below.

P.Add-Functions	Additional Specific Security Functionality
-----------------	--------------------------------------------

15

16 The TOE shall provide the following specific security functionality to the Smartcard Embedded
17 Software:

- 18 • Advanced Encryption Standard (AES)
- 19 • Triple Data Encryption Standard (3DES)
- 20 • Rivest-Shamir-Adleman Cryptography (RSA)
- 21 • Elliptic Curve Cryptography (EC)
- 22 • Hash Cryptographic Functions (SHA)

23

24 *Note: This TOE can be delivered with the SCP accessible or blocked. The blocking depends on the*
25 *customer demands prior to the production of the hardware. In case the SCP is blocked, no 3DES or*
26 *AES computation supported by hardware is possible. The 3DES and AES functionality has then to*
27 *be removed from this policy.*

28 *Note: The TOE can also be delivered with an optional SCL. Any optional SCL contains AES and 3DES*
29 *algorithms with additional security countermeasures. The optional SCL needs an accessible SCP.*
30 *The 3DES and AES functionality has then to be removed from this policy.*

31 *Note: This TOE can be delivered with the Crypto2304T coprocessor accessible or blocked. In case the*
32 *Crypto2304T is blocked, no RSA or ECC computation supported by hardware is possible. The RSA*
33 *and ECC functionality has then to be removed from this policy.*

34 *Note: The TOE can also be delivered with the optional RSA library. The optional RSA library needs an*
35 *accessible Crypto2304T. If the optional RSA library is not delivered then RSA functionality has to*
36 *be removed from this policy.*

1 *Note: The TOE can also be delivered with the optional ECC library. The optional ECC library needs an*
 2 *accessible Crypto2304T. If the optional ECC library is not delivered then ECC functionality has to*
 3 *be removed from this policy.*

4 *Note: The TOE can be delivered with the optional HCL library. If the optional HCL library is not delivered*
 5 *then SHA functionality has to be removed from this policy.*

6

7 **4.3 Assumptions**

8 The TOE assumptions on the operational environment are defined and described in PP [1] section 3.4.

9 The assumptions concern the phases where the TOE has left the chip manufacturer.

10

11 A.Process-Sec-IC Protection during Packaging, Finishing and Personalization:
 12 It is assumed that security procedures are used after delivery of the TOE by the TOE Manufacturer up
 13 to delivery to the end-consumer to maintain confidentiality and integrity of the TOE and of its
 14 manufacturing and test data (to prevent any possible copy, modification, retention, theft or
 15 unauthorised use).

16

17 A.Plat-Appl Usage of Hardware Platform:
 18 The Security IC Embedded Software is designed so that the requirements from the following
 19 documents are met: (i) TOE guidance documents (refer to the Common Criteria assurance class AGD)
 20 such as the hardware data sheet, and the hardware application notes, and (ii) findings of the TOE
 21 evaluation reports relevant for the Security IC Embedded Software as documented in the certification
 22 report.

23

24 A.Resp-Appl Treatment of User Data:
 25 All User Data are owned by Security IC Embedded Software. Therefore, it must be assumed that
 26 security relevant User Data (especially cryptographic keys) are treated by the Security IC Embedded
 27 Software as defined for its specific application context.

28

29 The support of cipher schemas needs to make an additional assumption.

30 **Table 10 Assumption according PP [1]**

A.Process-Sec-IC	Protection during Packaging, Finishing and Personalization
A.Plat-Appl	Usage of Hardware Platform
A.Resp-Appl	Treatment of User Data

31

32

1 4.3.1 Augmented Assumptions

2 The developer of the Smartcard Embedded Software must ensure the appropriate “Usage of Key-
3 dependent Functions (A.Key-Function)” while developing this software in Phase 1 as specified below.

A.Key-Function	Usage of Key-dependent Functions
----------------	----------------------------------

4
5 Key-dependent functions (if any) shall be implemented in the Smartcard Embedded Software in a way
6 that they are not susceptible to leakage attacks (as described under T.Leak-Inherent and
7 T.Leak-Forced).

8 Note, that here the routines which may compromise keys when being executed are part of the
9 Smartcard Embedded Software. In contrast to this, the threats T.Leak-Inherent and T.Leak-Forced
10 address (i) the cryptographic routines which are part of the TOE (For details see PP [1] section 3.4.).

5 Security objectives (ASE_OBJ)

This section shows the subjects and objects where are relevant to the TOE.
A short overview is given in the following.

The user has the following standard high-level security goals related to the assets:

- SG1 maintain the integrity of User Data and of the Security IC Embedded Software
- SG2 maintain the confidentiality of User Data and of the Security IC Embedded Software
- SG3 maintain the correct operation of the security services provided by the TOE for the Security IC Embedded Software
- SG4 provision of random numbers.

5.1 Security objectives for the TOE

The security objectives of the TOE are defined and described in PP [1] section 4.1.

Table 11 Objectives for the TOE according to PP [1]

O.Phys-Manipulation	Protection against Physical Manipulation
O.Phys-Probing	Protection against Physical Probing
O.Malfunction	Protection against Malfunction
O.Leak-Inherent	Protection against Inherent Information Leakage
O.Leak-Forced	Protection against Forced Information Leakage
O.Abuse-Func	Protection against Abuse of Functionality
O.Identification	TOE Identification
O.RND	Random Numbers

The TOE provides “Additional Specific Security Functionality (O.Add-Functions)” as specified below.

O.Add-Functions : Additional Specific Security Functionality

The TOE must optionally provide the following specific security functionality to the Smartcard Embedded Software:

- Advanced Encryption Standard (AES)
- Triple Data Encryption Standard (3DES)
- Rivest-Shamir-Adleman (RSA)
- Elliptic Curve Cryptography (EC)
- Hash Cryptographic functions (SHA)

The hardware of this TOE can be delivered with the following configuration options:

- both crypto co-processors accessible
- with a blocked SCP
- with a blocked Crypto2304T
- both crypto co-processors blocked

In case the SCP is blocked, no AES and 3DES computations supported by hardware are possible. In the case the Crypto2304T is blocked, no RSA and EC computations supported by hardware are possible.

The optional security relevant software part of the TOE consists of the following optional libraries:

- RSA Cryptographic Library
- EC Cryptographic Library
- Symmetric Cryptographic Library (SCL)
- Hash cryptographic library (HCL)
- Platform Support Library (PSL)

The TOE shall provide “Area based Memory Access Control (O.Mem-Access)” as specified below.

O.Mem-Access: Area based Memory Access Control

The TOE must provide the Smartcard Embedded Software with the capability to define restricted access memory areas. The TOE must then enforce the partitioning of such memory areas so that access of software to memory areas and privilege levels is controlled as required, for example, in a multi-application environment.

Table 12 Additional objectives due to TOE specific functions and augmentations

O.Add-Functions	Additional specific security functionality
O.Mem-Access	Area based Memory Access Control

5.2 Security Objectives for the development and operational Environment

The security objectives for the security IC embedded software development environment and the operational environment is defined in PP [1] section 4.2 and 4.3. The table below lists the security objectives.

Table 13 Security objectives for the environment according to PP [1]

Phase 1	OE.Plat-Appl	Usage of Hardware Platform
	OE.Resp-Appl	Treatment of User Data
Phase 5 – 6 optional Phase 4	OE.Process-Sec-IC	Protection during composite product manufacturing

5.2.1 Clarification of “Usage of Hardware Platform (OE.Plat-Appl)”

Regarding the cryptographic services this objective of the environment has to be clarified. The TOE supports cipher schemes as additional specific security functionality. If required the Smartcard Embedded Software shall use these cryptographic services of the TOE and their interface as specified. When key-dependent functions implemented in the Smartcard Embedded Software are just being executed, the Smartcard Embedded Software must provide protection against disclosure of confidential data (User Data) stored and/or processed in the TOE by using the methods described under “Inherent Information Leakage (T.Leak-Inherent)” and “Forced Information Leakage (T.Leak-Forced)”.

The objectives of the environment regarding the memory, software and firmware protection and the SFR and peripheral-access-rights-handling have to be clarified. For the separation of different

1 applications the Smartcard Embedded Software (Operating System) may implement a memory
2 management scheme based upon security functions of the TOE.

3 **5.2.2 Clarification of “Treatment of User Data (OE.Resp-Appl)”**

4 Regarding the cryptographic services this objective of the environment has to be clarified. By
5 definition cipher or plain text data and cryptographic keys are User Data. The Smartcard Embedded
6 Software shall treat these data appropriately, use only proper secret keys (chosen from a large key
7 space) as input for the cryptographic function of the TOE and use keys and functions appropriately in
8 order to ensure the strength of cryptographic operation.

9 This means that keys are treated as confidential as soon as they are generated. The keys must be
10 unique with a very high probability, as well as cryptographically strong. For example, it must be
11 ensured that it is beyond practicality to derive the private key from a public key if asymmetric
12 algorithms are used. If keys are imported into the TOE and/or derived from other keys, quality and
13 confidentiality must be maintained. This implies that appropriate key management has to be realized
14 in the environment.

15 Regarding the memory, software and firmware protection and the SFR and peripheral access rights
16 handling these objectives of the environment has to be clarified. The treatment of User Data is also
17 required when a multi-application operating system is implemented as part of the Smartcard
18 Embedded Software on the TOE. In this case the multi-application operating system should not
19 disclose security relevant user data of one application to another application when it is processed or
20 stored on the TOE.

21 **5.2.3 Clarification of “Protection during Composite product 22 manufacturing (OE.Process-Sec-IC)”**

23 The protection during packaging, finishing and personalization includes also the personalization
24 process (Flash Loader software) and the personalization data (TOE software components) during
25 Phase 4, Phase 5 and Phase 6.

26 **5.3 Security Objectives Rationale**

27 The security objectives rationale of the TOE are defined and described in PP [1] section 4.4. For
28 organizational security policy P.Add-Functions, OE.Plat-Appl and OE.Resp-Appl the rationale is given
29 in the following description.

30 **Table 14 Security Objective Rationale**

Assumption, Threat or Organisational Security Policy	Security Objective
P.Add-Functions	O.Add-Functions
A.Key-Function	OE.Plat-Appl OE.Resp-Appl
T.Mem-Access	O.Mem-Access

31

32 The justification related to the security objective “Additional Specific Security Functionality
33 (O.Add-Functions)” is as follows: Since O.Add-Functions requires the TOE to implement exactly the
34 same specific security functionality as required by P.Add-Functions; the organizational security policy
35 is covered by the objective.

1 Nevertheless the security objectives O.Leak-Inherent, O.Phys-Probing, O.Malfunction, O.Phys-
2 Manipulation and O.Leak-Forced define how to implement the specific security functionality required
3 by P.Add-Functions. (Note that these objectives support that the specific security functionality is
4 provided in a secure way as expected from P.Add-Functions.) Especially O.Leak-Inherent and O.Leak-
5 Forced refer to the protection of confidential data (User Data or TSF data) in general. User Data are
6 also processed by the specific security functionality required by P.Add-Functions.

7 Compared to PP [1] clarification has been made for the security objective “Usage of Hardware
8 Platform (OE.Plat-Appl)”: If required the Smartcard Embedded Software shall use these cryptographic
9 services of the TOE and their interface as specified. In addition, the Smartcard Embedded Software
10 must implement functions which perform operations on keys (if any) in such a manner that they do
11 not disclose information about confidential data. The non disclosure due to leakage A.Key-Function
12 attacks is included in this objective OE.Plat-Appl. This addition ensures that the assumption
13 A.Plat-Appl is still covered by the objective OE.Plat-Appl although additional functions are being
14 supported according to O.Add-Functions.

15 Compared to the PP [1] a clarification has been made for the security objective “Treatment of User
16 Data (OE.Resp-Appl)”: By definition cipher or plain text data and cryptographic keys are User Data. So,
17 the Smartcard Embedded Software will protect such data if required and use keys and functions
18 appropriately in order to ensure the strength of cryptographic operation. Quality and confidentiality
19 must be maintained for keys that are imported and/or derived from other keys. This implies that
20 appropriate key management has to be realized in the environment. That is expressed by the
21 assumption A.Key—Function which is covered from OE.Resp-Appl. These measures make sure that
22 the assumption A.Resp-Appl is still covered by the security objective OE.Resp-Appl although
23 additional functions are being supported according to P.Add-Functions.

24 Compared to the PP [1] an enhancement regarding memory area protection has been established.
25 The clear definition of privilege levels for operated software establishes the clear separation of
26 different restricted memory areas for running the firmware, downloading and/or running the
27 operating system and to establish a clear separation between different applications. Nevertheless, it
28 is also possible to define a shared memory section where separated applications may exchange
29 defined data. The privilege levels clearly define by using a hierarchical model the access right from
30 one level to the other. These measures ensure that the threat T.Mem-Access is clearly covered by the
31 security objective O.Mem-Access.

32 The justification of the additional policy and the additional assumption show that they do not
33 contradict to the rationale already given in the Protection Profile for the assumptions, policy and
34 threats defined there.

6 Extended Component Definition (ASE_ECD)

There are four extended components defined and described for the TOE:

- the family **FCS_RNG** at the class FCS Cryptographic Support
- the family **FMT_LIM** at the class FMT Security Management
- the family **FAU_SAS** at the class FAU Security Audit
- the component **FPT_TST.2** at the class FPT Protection of the TSF

The extended components FMT_LIM and FAU_SAS are defined and described in PP [1] section 5. The components FPT_TST.2 and FCS_RNG are defined in the following sections.

6.1 “Subset TOE security testing (FPT_TST)”

The security is strongly dependent on the correct operation of the security functions. Therefore, the TOE shall support that particular security functions or mechanisms are tested in the operational phase (Phase 7). The tests can be initiated by the Smartcard Embedded Software and/or by the TOE or is done automatically and continuously.

Part 2 of the Common Criteria provides the security functional component “TSF testing (FPT_TST.1)”. The component FPT_TST.1 provides the ability to test the TSF’s correct operation.

For the user it is important to know which security functions or mechanisms can be tested. The functional component FPT_TST.1 does not mandate to explicitly specify the security functions being tested. In addition, FPT_TST.1 requires verification of the integrity of TSF data and of the stored TSF executable code which might violate the security policy. Therefore, the functional component “**Subset TOE security testing (FPT_TST.2)**” of the family TSF self test has been newly created. This component allows that particular parts of the security mechanisms and functions provided by the TOE are tested.

6.2 Definition of FPT_TST.2

The functional component “Subset TOE security testing (FPT_TST.2)” has been newly created (Common Criteria Part 2 extended). This component allows that particular parts of the security mechanisms and functions provided by the TOE can be tested after TOE Delivery or are tested automatically and continuously during normal operation transparent for the user.

This security functional component is used instead of the functional component FPT_TST.1 from Common Criteria Part 2. For the user it is important to know which security functions or mechanisms can be tested. The functional component FPT_TST.1 does not mandate to explicitly specify the security functions being tested. In addition, FPT_TST.1 requires verifying the integrity of TSF data and stored TSF executable code which might violate the security policy.

The functional component “Subset TOE testing (FPT_TST.2)” is specified as follows (Common Criteria Part 2 extended).

1 **6.3 TSF self test (FPT_TST)**

2 Family Behavior The Family Behavior is defined in [3] section 15.14 (442, 443).

3 Component leveling



4
5 FPT_TST.1 The component FPT_TST.1 is defined in [3] section 15.14 (444, 445, 446).

6 FPT_TST.2 Subset TOE security testing, provides the ability to test the correct operation of
7 particular security functions or mechanisms. These tests may be performed at start-
8 up, periodically, at the request of the authorized user, or when other conditions are
9 met. It also provides the ability to verify the integrity of TSF data and executable code.

10 Management: FPT_TST.2
11 The following actions could be considered for the management functions in FMT:
12 management of the conditions under which subset TSF self testing occurs, such as
13 during initial start-up, regular interval or under specified conditionsmanagement of
14 the time of the interval appropriate.

15 Audit: FPT_TST.2
16 There are no auditable events foreseen.

17 FPT_TST.2 Subset TOE testing
18 Hierarchical to: No other components.
19 Dependencies: No dependencies

20 FPT_TST.2.1 The TSF shall run a suite of self tests [selection: during initial start-up, periodically
21 during normal operation, at the request of the authorized user, and/or at the
22 conditions [assignment: conditions under which self test should occur]] to
23 demonstrate the correct operation of [assignment: functions and/or mechanisms].
24

25 **6.4 Family “Generation of Random Numbers (FCS_RNG)”**

26 The component “Generation of Random Numbers (FCS_RNG.1)” has to be newly created according
27 the new version of the “Anwendungshinweise und Interpretationen zum Schema (AIS)” [15]. This
28 security functional component is used instead of the functional component FCS_RNG.1 defined in the
29 protection profile [1].

30 The component “Generation of Random Numbers (FCS_RNG.1)” is specified as follows (Common
31 Criteria Part 2 extended).

32 33 **6.5 Definition of FCS_RNG.1**

34 This section describes the functional requirements for the generation of random numbers, which may
35 be used as secrets for cryptographic purposes or authentication. The IT security functional


1 requirements for the TOE are defined in an additional family (FCS_RNG) of the Class FCS
2 (Cryptographic support).

3
4 FCS_RNG Generation of random numbers

5 Family Behaviour

6 This family defines quality requirements for the generation of random numbers that are intended
7 to be used for cryptographic purposes.

8
9 Component levelling:



10
11

12 FCS_RNG.1 Generation of random numbers, requires that the random number generator I
13 mplements defined security capabilities and that the random numbers meet a defined
14 quality metric.

15 Management: FCS_RNG.1
16 There are no management activities foreseen.

17 Audit: FCS_RNG.1
18 There are no actions defined to be auditable.

19
20 **FCS_RNG.1 Random number generation**

21 Hierarchical to: No other components.

22 Dependencies: No dependencies.

23 FCS_RNG.1.1: The TSF shall provide a [selection: *physical, non-physical true, deterministic,*
24 *hybrid physical, hybrid deterministic*] random number generator that imple-
25 ments: [assignment: *list of security capabilities*].

26 FCS_RNG.1.2: The TSF shall provide random numbers that meet [assignment: *a defined*
27 *quality metric*].

28 *Note: The functional requirement FCS_RNG.1 is a refinement of the FCS_RNG.1 defined in the Protection*
29 *Profile [1] according to “Anwendungshinweise und Interpretationen zum Schema (AIS)” [15].*

30

7 Security Requirements (ASE_REQ)

For this section the PP [1] section 6 can be applied completely.

7.1 TOE Security Functional Requirements

The security functional requirements (SFR) for the TOE are defined and described in the PP [1] section 6.1 and in the following description.

The Table 15 provides an overview of the functional security requirements of the TOE, defined in the in PP [1] section 6.1. In the last column it is marked if the requirement is refined. The refinements are also valid for this ST.

Table 15 Security functional requirements defined in PP [1]

Security Functional Requirement		Refined in PP [1]
FRU_FLT.2	Limited fault tolerance	Yes
FPT_FLS.1	Failure with preservation of secure state	Yes
FMT_LIM.1	Limited capabilities	No
FMT_LIM.2	Limited availability	No
FAU_SAS.1	Audit storage	No
FPT_PHP.3	Resistance to physical attack	Yes
FDP_ITT.1	Basic internal transfer protection	Yes
FPT_ITT.1	Basic internal TSF data transfer protection	Yes
FDP_IFC.1	Subset information flow control	No

The Table 16 provides an overview about the augmented security functional requirements, which are added additional to the TOE and defined in this ST. All requirements are taken from Common Criteria Part 2 [3], with the exception of the requirement FPT_TST.2 and FCS_RNG.1, which are defined in this ST completely.

Table 16 Augmented security functional requirements

Security Functional Requirement	
FPT_TST.2	Subset TOE security testing
FDP_ACC.1	Subset access control
FDP_ACF.1	Security attribute based access control
FMT_MSA.1	Management of security attributes
FMT_MSA.3	Static attribute initialization
FMT_SMF.1	Specification of Management functions
FCS_COP.1	Cryptographic support
FCS_CKM.1	Cryptographic key generation
FDP_SDI.1	Stored data integrity monitoring
FDP_SDI.2	Stored data integrity monitoring and action
FCS_RNG.1	Quality metric for random numbers

1 All assignments and selections of the security functional requirements of the TOE are done in PP [1]
2 and in the following description.

3 The above marked extended components FMT_LIM.1 and FMT_LIM.2 are introduced in PP [1] to define
4 the IT security functional requirements of the TOE as an additional family (FMT_LIM) of the Class FMT
5 (Security Management). This family describes the functional requirements for the Test Features of the
6 TOE. The new functional requirements were defined in the class FMT because this class addresses the
7 management of functions of the TSF.

8 The additional component FAU.SAS is introduced to define the security functional requirements of the
9 TOE of the Class FAU (Security Audit). This family describes the functional requirements for the
10 storage of audit data and is described in the next chapter.

11 The requirement FPT_TST.2 is the subset of TOE testing and originated in [3]. This requirement is
12 given as the correct operation of the security functions is essential. The TOE provides mechanisms to
13 cover this requirement by the smartcard embedded software and/or by the TOE itself.

14 **7.1.1 Extended Components FCS_RNG.1 and FAU_SAS.1**

15 **7.1.1.1 FCS_RNG**

16 To define the IT security functional requirements of the TOE an additional family (FCS_RNG) of the
17 class FCS (cryptographic support) is defined in chapter 6.5. This family describes the functional
18 requirements for random number generation used for cryptographic purposes.

19
20 **FCS_RNG.1/HW** Random Number Generation

21 Hierarchical to: No other components

22 Dependencies: No dependencies

23 FCS_RNG.1 Random numbers generation Class PTG.2 according to [6]

24 FCS_RNG.1.1 The TSF shall provide a physical random number generator which implements:

25 PTG.2.1A: total failure test detects a total failure of entropy source
26 immediately when the RNG has started. When a total failure is detected, no
27 random numbers will be output.

28 PTG.2.2: If a total failure of the entropy source occurs while the RNG is being
29 operated, the RNG prevents the output of any internal random number that
30 depends on some raw random numbers that have been generated after the
31 total failure of the entropy source.

32
33 PTG.2.3: The online test shall detect non-tolerable statistical defects of the
34 raw random number sequence (i) immediately when the RNG has started, and
35 (ii) while the RNG is being operated. The TSF must not output any random
36 numbers before the power-up online test has finished successfully or when a
37 defect has been detected.

38 PTG.2.4: The online test procedure shall be effective to detect non-tolerable
39 weaknesses of the random numbers soon.
40

1 PTG.2.5 :The online test procedure checks the quality of the raw random num
2 ber sequence. It is triggered continuously. The online test is suitable for
3 detecting non-tolerable statistical defects of the statistical properties of the
4 raw random numbers within an acceptable period of time.

5
6 FCS_RNG.1.2 The TSF shall provide numbers in the format 8- or 16-bit that meet

7 PTG.2.6: Test procedure A, as defined in [6] does not distinguish the internal
8 random numbers from output sequences of an ideal RNG.

9 PTG.2.7: The average Shannon entropy per internal random bit exceeds 0.997.

10 *Note: The functional requirement FCS_RNG.1/HW is a refinement of the FCS_RNG.1 defined in chapter 6.5*

11 *Note:*

12 **FCS_RNG.1/PSL** Random Number Generation

13 Hierarchical to: No other components

14 Dependencies: No dependencies

15 FCS_RNG.1 Random numbers generation Class PTG.2 according to [6]

16 FCS_RNG.1.1 The TSF shall provide a physical random number generator which implements:

17 PTG.2.1A: total failure test detects a total failure of entropy source
18 immediately when the RNG has started. When a total failure is detected, no
19 random numbers will be output.

20 PTG.2.2: If a total failure of the entropy source occurs while the RNG is being
21 operated, the RNG prevents the output of any internal random number that
22 depends on some raw random numbers that have been generated after the
23 total failure of the entropy source.

24
25 PTG.2.3: The online test shall detect non-tolerable statistical defects of the
26 raw random number sequence (i) immediately when the RNG has started, and
27 (ii) while the RNG is being operated. The TSF must not output any random
28 numbers before the power-up online test has finished successfully or when a
29 defect has been detected.

30 PTG.2.4: The online test procedure shall be effective to detect non-tolerable
31 weaknesses of the random numbers soon.

32
33 PTG.2.5 :The online test procedure checks the quality of the raw random num
34 ber sequence. It is triggered continuously. The online test is suitable for
35 detecting non-tolerable statistical defects of the statistical properties of the
36 raw random numbers within an acceptable period of time.

37
38 FCS_RNG.1.2 The TSF shall provide a number n of caller requested bytes ($n = 0 \dots 2^{32}, 4 | n$),
39 that meet

1 PTG.2.6: Test procedure A, as defined in [6] does not distinguish the internal
2 random numbers from output sequences of an ideal RNG.

3 PTG.2.7: The average Shannon entropy per internal random bit exceeds 0.997.

4 *Note: The functional requirement FCS_RNG.1/PSL is a refinement of the FCS_RNG.1 defined in chapter*
5 *6.5.*

6 *Note: The TOE can be delivered with the optional PSL library v4.00.10 and v5.00.06. If none of those*
7 *optional PSL libraries is available then this SFR is not applicable.*

8 **7.1.1.2 FAU_SAS**

9 To define the security functional requirements of the TOE an additional family (FAU_SAS) of the Class
10 FAU (Security Audit) is defined here. This family describes the functional requirements for the storage
11 of audit data. It has a more general approach than FAU_GEN, because it does not necessarily require
12 the data to be generated by the TOE itself and because it does not give specific details of the content
13 of the audit records.

14 The TOE shall meet the requirement “Audit storage (FAU_SAS.1)” as specified below (Common
15 Criteria Part 2 extended).

16 **FAU_SAS.1** Audit Storage

17 Hierarchical to: No other components

18 Dependencies: No dependencies.

19 FAU_SAS.1.1 The TSF shall provide the test process before TOE Delivery with the capability
20 to store the Initialization Data and/or Pre-personalization Data and/or
21 supplements of the Security IC Embedded Software in the not changeable
22 configuration page area and non-volatile memory.
23

24 **7.1.2 Subset of TOE testing**

25 The security is strongly dependent on the correct operation of the security functions. Therefore, the
26 TOE shall support that particular security functions or mechanisms are tested in the operational
27 phase (Phase 7). The tests can be initiated by the Smartcard Embedded Software and/or by the TOE.
28 The TOE shall meet the requirement “Subset TOE testing (FPT_TST.2)” as specified below (Common
29 Criteria Part 2 extended).

30 **FPT_TST.2** Subset TOE testing

31 Hierarchical to: No other components

32 Dependencies: No dependencies

33 FPT_TST.2.1 The TSF shall run a suite of self tests at the request of the authorized user to
34 demonstrate the correct operation of the alarm lines and/or the
35 environmental sensor mechanisms
36

1 7.2 **Memory access control**

2 Usage of multiple applications in one Smartcard often requires code and data separation in order to
3 prevent that one application can access code and/or data of another application. For this reason the
4 TOE provides Area based Memory Access Control. The underlying Memory Protection Unit (MPU) is
5 documented in section 4 of the [7].

6 The security service being provided is described in the Security Function Policy (SFP) **Memory Access**
7 **Control Policy**. The security functional requirement “**Subset access control (FDP_ACC.1)**” requires
8 that this policy is in place and defines the scope were it applies. The security functional requirement
9 “**Security attribute based access control (FDP_ACF.1)**” defines security attribute usage and
10 characteristics of policies. It describes the rules for the function that implements the Security
11 Function Policy (SFP) as identified in FDP_ACC.1. The decision whether an access is permitted or not is
12 taken based upon attributes allocated to the software. The Smartcard Embedded Software defines
13 the attributes and memory areas. The corresponding permission control information is evaluated “on-
14 the-fly” by the hardware so that access is granted/effective or denied/inoperable.

15 The security functional requirement “**Static attribute initialisation (FMT_MSA.3)**” ensures that the
16 default values of security attributes are appropriately either permissive or restrictive in nature.
17 Alternative values can be specified by any subject provided that the **Memory Access Control Policy**
18 allows that. This is described by the security functional requirement “**Management of security**
19 **attributes (FMT_MSA.1)**”. The attributes are determined during TOE manufacturing (FMT_MSA.3) or
20 set at run-time (FMT_MSA.1).

21 From TOE’s point of view the different roles in the Smartcard Embedded Software can be
22 distinguished according to the memory based access control. However the definition of the roles
23 belongs to the user software.

24 The following Security Function Policy (SFP) **Memory Access Control Policy** is defined for the
25 requirement “Security attribute based access control (FDP_ACF.1)”:

26
27

28 7.2.1 **Memory Access Control Policy**

29 The TOE shall support the standard ARMv7 Protected Memory System Architecture model.
30 The MPU provides full support for:

- 31 • Protection regions.
- 32 • Overlapping protection regions, with ascending region priority:
 - 33 – Region 7 = highest priority.
 - 34 – Region 0 = lowest priority.
- 35 • Access permissions.
- 36 • MPU mismatches and permission violations invoke the programmable-priority MemManage fault
37 handler.

38 The MPU can be used to:

- 39 • Enforce privilege rules, preventing user applications from corrupting operating system data.
- 40 • Separate processes, blocking the active task from accessing other tasks’ data.

- Enforce access rules, allowing memory regions to be defined as read-only or detecting unexpected memory accesses.

Subjects, Objects and Operations of the policy

- Subjects: privilege or non-privilege level of the ARM processor
- Objects: memory/code addresses
- Operations: Read a/o write a/o execute access

Attributes of the policy:

- MPU enable/disable bit.
- 8 regions with the following attributes
 - A unique priority
 - The enable bit
 - the start address and size
 - an access matrix which defines if an Operation of a Subject to an Object lying in the region is allowed or denied
- The default region with the following security attribute:
 - A bit which defines if an Operation for the Subject (privilege level) is allowed or if no Operation is allowed for any Subject.

Roles of the policy:

The roles correspond 1-1 to the subjects.

Properties of the policy:

- If an address is contained in multiple enabled regions, then the region with the highest priority defines the access rights.
- If an address is contained in no region then the default region defines the access rights.
- The region defining the access rights checks in the access matrix if the Subject has access to the Object with respect to the desired Operation. In case the access is denied the MPU throws an access violation exception.

The TOE shall meet the requirement “Subset access control (FDP_ACC.1)” as specified below.

FDP_ACC.1	Subset access control
Hierarchical to:	No other components.
Dependencies:	FDP_ACF.1 Security attribute based access control
FDP_ACC.1.1	The TSF shall enforce the <u>Memory Access Control Policy on all Subjects, all Objects and all Operations.</u>

The TOE shall meet the requirement “Security attribute based access control (FDP_ACF.1)” as specified below.

FDP_ACF.1	Security attribute based access control
Hierarchical to:	No other components.
Dependencies:	FDP_ACC.1 Subset access control

1 FMT_MSA.3 Static attribute initialization

2 FDP_ACF.1.1 The TSF shall enforce the Memory Access Control Policy to objects based on
3 the following: As specified in the definition of the memory access control
4 policy.

5
6 FDP_ACF.1.2 The TSF shall enforce the following rules to determine if an operation among
7 controlled subjects and controlled objects is allowed:
8 As specified in the definition of the memory access control policy.

9
10 FDP_ACF.1.3 The TSF shall explicitly authorize access of subjects to objects based on the
11 following additional rules: none.

12
13 FDP_ACF.1.4 The TSF shall explicitly deny access of subjects to objects based on the
14 following additional rules: none.

15
16
17 The TOE shall meet the requirement “Static attribute initialisation (FMT_MSA.3)” as specified below.

18
19 **FMT_MSA.3** Static attribute initialization

20
21 Hierarchical to: No other components.

22
23 Dependencies: FMT_MSA.1 Management of security attributes
24 FMT_SMR.1 security roles

25
26 FMT_MSA.3.1 The TSF shall enforce the Memory Access Control Policy to provide restrictive¹
27 default values for security attributes that are used to enforce the SFP.

28
29 FMT_MSA.3.2 The TSF shall allow the privilege level to specify alternative initial values to
30 override the default values when an object or information is created.

31
32
33 The TOE shall meet the requirement “Management of security attributes (FMT_MSA.1)” as specified
34 below:

35
36 **FMT_MSA.1** Management of security attributes

37
38 Hierarchical to: No other components.

39
40 Dependencies: [FDP_ACC.1 Subset access control or FDP_IFC.1 Subset information flow
41 control]
42 FMT_SMF.1 Specification of management functions
43 FMT_SMR.1 Security roles

44
45 FMT_MSA.1.1 The TSF shall enforce the Memory Access Control Policy to restrict the ability
46 to modify any security attributes² to the privilege level.

¹ The static definition of the access rules is documented in [7]

² editorially refined

1
2
3
4
5
6
7
8
9
10
11
12
13
14

The TOE shall meet the requirement “Specification of management functions (FMT_SMF.1)” as specified below:

FMT_SMF.1 Specification of management functions

Hierarchical to: No other components

Dependencies: No dependencies

FMT_SMF.1.1 The TSF shall be capable of performing the following security management functions: The privilege level shall be able to access the configuration registers of the MPU.

1 **7.3 Support of Cipher Schemes**

2 The following additional specific security functionality is implemented in the TOE:

3 FCS_COP.1 Cryptographic operation requires a cryptographic operation to be performed in
4 accordance with a specified algorithm and with a cryptographic key of specified sizes. The specified
5 algorithm and cryptographic key sizes can be based on an assigned standard; dependencies are
6 discussed in Section 7.6.1.1.

7 The following additional specific security functionality is implemented in the TOE:

- 8 • Advanced Encryption Standard (AES)
- 9 • Triple Data Encryption Standard (3DES)
- 10 • Elliptic Curve Cryptography (EC)
- 11 • Rivest-Shamir-Adleman (RSA)¹
- 12 • Hash functions (SHA-x)

14 **General statements with regard to Elliptic Curves:**

15 The EC library is delivered as object code and in this way integrated in the user software. The
16 certification covers the standard NIST [DSS] and Brainpool [ECC] Elliptic Curves with key lengths of
17 160, 163, 192, 224, 233, 256, 283, 320, 384, 409, 512 or 521 Bits. Note that there are numerous other
18 curve types, being also secure in terms of side channel attacks on this TOE, which the user can
19 optionally add in the composition certification process.

21 **7.3.1 Triple-DES Operation**

22 The DES Operation of the TOE shall meet the requirement “Cryptographic operation (FCS_COP.1)” as
23 specified below.

24 **FCS_COP.1/DES** Cryptographic operation

25 Hierarchical to: No other components.

26 Dependencies: [FDP_ITC.1 Import of user data without security attributes, or FDP_ITC.2
27 Import of user data with security attributes, or
28 FCS_CKM.1 Cryptographic key management]
29 FCS_CKM.4 Cryptographic key destruction

30 FCS_COP.1.1/DES The TSF shall perform encryption and decryption in accordance with a
31 specified cryptographic algorithm Triple Data Encryption Standard (3DES) in
32 Electronic Codebook Mode (ECB) and in the Cipher Block Chaining Mode (CBC)
33 and with cryptographic key sizes of 2 x 56 or 3 x 56 bit that meet the following
34 standards: [N38A], [N867]

¹ In case a user deselects the RSA and/or EC library, the TOE provides basic HW-related routines for RSA and/or EC calculations. For a secure library implementation the user has to implement additional countermeasures.

1 *Note: The TOE can be delivered with the SCP accessible or blocked. In case the SCP is blocked, no 3DES*
2 *computation supported by hardware is possible and this SFR is not applicable.*

3
4 **FCS_COP.1/DES_SCL_1** Cryptographic operation

5
6 Hierarchical to: No other components.

7
8 Dependencies: [FDP_ITC.1 Import of user data without security attributes, or FDP_ITC.2
9 Import of user data with security attributes, or
10 FCS_CKM.1 Cryptographic key management]
11 FCS_CKM.4 Cryptographic key destruction

12
13 FCS_COP.1.1/DES_SCL_1 The TSF shall perform encryption and decryption in accordance with a
14 specified cryptographic algorithm Triple Data Encryption Standard (3DES) in
15 Electronic Codebook mode (ECB), the Cipher Block Chaining mode (CBC),
16 Counter mode (CTR) mode and with cryptographic key sizes of 2 x 56 or 3 x 56
17 bit, that meet the following standards: [N867], [N38A]
18

19 *Note: This TOE can be delivered with the SCP accessible or blocked. In case the SCP is blocked, no 3DES*
20 *computation supported by hardware is possible and this SFR is not applicable.*

21 *Note: The TOE can be delivered with an optional SCL library v2.01.011. If this library is not available then*
22 *this SFR is not applicable.*

23
24 **FCS_COP.1/DES_SCL_2** Cryptographic operation

25
26 Hierarchical to: No other components.

27
28 Dependencies: [FDP_ITC.1 Import of user data without security attributes, or FDP_ITC.2
29 Import of user data with security attributes, or
30 FCS_CKM.1 Cryptographic key management]
31 FCS_CKM.4 Cryptographic key destruction

32
33 FCS_COP.1.1/DES_SCL_2 The TSF shall perform encryption and decryption in accordance with a
34 specified cryptographic algorithm Triple Data Encryption Standard (3DES) in
35 Electronic Codebook mode (ECB), the Cipher Block Chaining mode (CBC),
36 Cipher Feedback mode (CFB), Counter mode (CTR) mode and with
37 cryptographic key sizes of 2 x 56 or 3 x 56 bit, that meet the following
38 standards: [N867], [N38A]
39

40 *Note: This TOE can be delivered with the SCP accessible or blocked. In case the SCP is blocked, no 3DES*
41 *computation supported by hardware is possible and this SFR is not applicable.*

42 *Note: The TOE can be delivered with the optional SCL library v2.02.01. If this library is not available then*
43 *this SFR is not applicable.*

44 **FCS_COP.1/DES_SCL_3** Cryptographic operation

1
2 Hierarchical to: No other components.

3
4 Dependencies: [FDP_ITC.1 Import of user data without security attributes, or FDP_ITC.2
5 Import of user data with security attributes, or
6 FCS_CKM.1 Cryptographic key management]
7 FCS_CKM.4 Cryptographic key destruction
8

9 FCS_COP.1.1/DES_SCL_3 The TSF shall perform encryption and decryption in accordance with a
10 specified cryptographic algorithm Triple Data Encryption Standard (3DES) in
11 Electronic Codebook mode (ECB), the Cipher Block Chaining mode (CBC),
12 Cipher Feedback mode (CFB), Counter mode (CTR), CMAC mode and with
13 cryptographic key sizes of 2 x 56 or 3 x 56 bit, that meet the following
14 standards: [N867], [N38A], [N38B].
15

16 *Note: This TOE can be delivered with the SCP accessible or blocked. In case the SCP is blocked, no 3DES*
17 *computation supported by hardware is possible and this SFR is not applicable.*

18 *Note: The TOE can be delivered with the optional SCL library v2.04.003. If this library is not available then*
19 *this SFR is not applicable.*

20
21 **FCS_COP.1/DES_PSL** Cryptographic operation

22 Hierarchical to: No other components.

23 Dependencies: [FDP_ITC.1 Import of user data without security attributes, or FDP_ITC.2
24 Import of user data with security attributes, or
25 FCS_CKM.1 Cryptographic key management]
26 FCS_CKM.4 Cryptographic key destruction

27
28 FCS_COP.1.1/DES_PSL The TSF shall perform encryption and decryption in accordance with a
29 specified cryptographic algorithm Triple Data Encryption Standard (3DES) in
30 Electronic Codebook Mode (ECB) and in the Cipher Block Chaining Mode (CBC)
31 and with cryptographic key sizes of 2 x 56 or 3 x 56 bit, that meet the following
32 standards: [N867], [N38A]
33

34 *Note: The TOE can be delivered with the SCP accessible or blocked. In case the SCP is blocked, then this*
35 *SFR is not applicable.*

36 *Note: The TOE can be delivered with an optional PSL library. If no optional PSL library is available then*
37 *this SFR is not applicable.*

38 **FCS_COP.1/DES_MAC_PSL** Cryptographic operation

39 Hierarchical to: No other components.

40 Dependencies: [FDP_ITC.1 Import of user data without security attributes, or FDP_ITC.2
41 Import of user data with security attributes, or

1 FCS_CKM.1 Cryptographic key management]

2 FCS_CKM.4 Cryptographic key destruction

3
4 FCS_COP.1.1/DES_MAC_PSL The TSF shall perform MAC calculation in accordance with a specified
5 cryptographic algorithm Triple Data Encryption Standard (3DES) in CBC MAC
6 mode and cryptographic key sizes of 2 x 56 or 3 x 56 bit that meet the following
7 standards: [N867], [9797] with the following options/modifications:

- 8 • MAC algorithm 1
- 9 • Padding must be done by the caller
- 10 • An Initialization Vector (IV) must be given by the caller

11 *Note: The TOE can be delivered with the SCP accessible or blocked. In case the SCP is blocked, then this*
12 *SFR is not applicable.*

13 *Note: The TOE can be delivered with an optional PSL library. If no optional PSL library is available then*
14 *this SFR is not applicable.*

16 7.3.2 AES Operation

17 The AES Operation of the TOE shall meet the requirement “Cryptographic operation (FCS_COP.1)” as
18 specified below.

20 **FCS_COP.1/AES** Cryptographic operation

21 Hierarchical to: No other components.

22 Dependencies: [FDP_ITC.1 Import of user data without security attributes, or
23 FDP_ITC.2 Import of user data with security attributes, or
24 FCS_CKM.1 Cryptographic key generation]
25 FCS_CKM.4 Cryptographic key destruction

26 FCS_COP.1.1/AES The TSF shall perform encryption and decryption in accordance with a
27 specified cryptographic algorithm : Advanced Encryption Standard (AES) in
28 Electronic Codebook Mode (ECB) and in the Cipher Block Chaining Mode (CBC)
29 and cryptographic key sizes of 128 bit or 192 bit or 256 bit that meet the
30 following standards: [N197], [N38A]

31 *Note: The TOE can be delivered with the SCP accessible or blocked. In case the SCP is blocked, no AES*
32 *computation supported by hardware is possible and this SFR is not applicable.*

34 **FCS_COP.1/AES_SCL_1** Cryptographic operation

36 Hierarchical to: No other components.

38 Dependencies: [FDP_ITC.1 Import of user data without security attributes, or FDP_ITC.2
39 Import of user data with security attributes, or

1 FCS_CKM.1 Cryptographic key generation]
2 FCS_CKM.4 Cryptographic key destruction
3

4 FCS_COP.1.1/AES_SCL_1 The TSF shall perform encryption and decryption in
5 accordance with a specified cryptographic algorithm Advanced Encryption Standard (AES) in
6 Electronic Codebook mode (ECB), Cipher Block Chaining mode (CBC), CTR(counter) mode and
7 cryptographic key sizes of 128 bit or 192 bit or 256 bit that meet the following standards: [N197],
8 [N38A]
9

10 *Note: This TOE can be delivered with the SCP accessible or blocked. In case the SCP is blocked, no AES*
11 *computation supported by hardware is possible and this SFR is not applicable.*

12 *Note: The TOE can be delivered with the optional SCL library v2.01.011. If this libray is not available then*
13 *this SFR is not applicable.*

14 **FCS_COP.1/AES_SCL_2** Cryptographic operation
15

16 Hierarchical to: No other components.
17

18 Dependencies: [FDP_ITC.1 Import of user data without security attributes, or FDP_ITC.2
19 Import of user data with security attributes, or
20 FCS_CKM.1 Cryptographic key generation]
21 FCS_CKM.4 Cryptographic key destruction
22

23 FCS_COP.1.1/AES_SCL_2 The TSF shall perform encryption and decryption in accordance with a
24 specified cryptographic algorithm Advanced Encryption Standard (AES) in Electronic Codebook mode
25 (ECB), Cipher Block Chaining mode (CBC), Cipher Feedback mode (CFB), CTR(counter) mode and
26 cryptographic key sizes of 128 bit or 192 bit or 256 bit that meet the following standards: [N197],
27 [N38A].
28

29 *Note: This TOE can be delivered with the SCP accessible or blocked. In case the SCP is blocked, no AES*
30 *computation supported by hardware is possible and this SFR is not applicable.*

31 *Note: The TOE can be delivered with the optional SCL library v2.02.010. If this libray is not available then*
32 *this SFR is not applicable.*

33
34 **FCS_COP.1/AES_SCL_3** Cryptographic operation
35

36 Hierarchical to: No other components.
37

38 Dependencies: [FDP_ITC.1 Import of user data without security attributes, or FDP_ITC.2
39 Import of user data with security attributes, or
40 FCS_CKM.1 Cryptographic key generation]
41 FCS_CKM.4 Cryptographic key destruction
42

1 FCS_COP.1.1/AES_SCL_3 The TSF shall perform encryption and decryption in
2 accordance with a specified cryptographic algorithm Advanced Encryption Standard (AES) in
3 Electronic Codebook mode (ECB), Cipher Block Chaining mode (CBC), Cipher Feedback mode (CFB),
4 CTR(counter) mode, CMAC mode and cryptographic key sizes of 128 bit or 192 bit or 256 bit that meet
5 the following standards: [N197], [N38A], [N38B]

6
7 *Note: This TOE can be delivered with the SCP accessible or blocked. In case the SCP is blocked, no AES*
8 *computation supported by hardware is possible and this SFR is not applicable.*

9 *Note: The TOE can be delivered with the optional SCL library v2.04.003. If this library is not available then*
10 *this SFR is not applicable.*

11
12 **FCS_COP.1/AES_PSL** Cryptographic operation

13 Hierarchical to: No other components.

14 Dependencies: [FDP_ITC.1 Import of user data without security attributes, or
15 FDP_ITC.2 Import of user data with security attributes, or
16 FCS_CKM.1 Cryptographic key generation]
17 FCS_CKM.4 Cryptographic key destruction
18

19 **FCS_COP.1.1/AES_PSL** The TSF shall perform encryption and decryption in accordance with a
20 specified cryptographic algorithm Advanced Encryption Standard (AES) in
21 Electronic Codebook Mode (ECB) and in the Cipher Block Chaining Mode (CBC)
22 and cryptographic key sizes of 128 bit or 192 bit or 256 bit that meet the
23 following standards: [N197], [N38A]
24

25 *Note: The TOE can be delivered with the SCP accessible or blocked. In case the SCP is blocked, then this*
26 *SFR is not applicable.*

27 *Note: The TOE can be delivered with an optional PSL library. If no optional PSL library is available then*
28 *this SFR is not applicable.*

29 **FCS_COP.1/AES_MAC_PSL_1** Cryptographic operation

30 Hierarchical to: No other components.

31 Dependencies: [FDP_ITC.1 Import of user data without security attributes, or
32 FDP_ITC.2 Import of user data with security attributes, or
33 FCS_CKM.1 Cryptographic key generation]
34 FCS_CKM.4 Cryptographic key destruction
35
36
37

38 **FCS_COP.1.1/AES_MAC_PSL_1** The TSF shall perform MAC calculation in accordance with a
39 specified cryptographic algorithm Advanced Encryption Standard (AES) in CBC
40 MAC mode and cryptographic key sizes of 128 bit or 192 bit or 256 bit that
41 meet the following standards: [9797], [N197] with the following
42 options/modifications:

- MAC algorithm 1
- Padding must be done by the caller
- An Initialization Vector (IV) must be given by the caller

Note: The TOE can be delivered with the SCP accessible or blocked. In case the SCP is blocked, then this SFR is not applicable.

Note: The TOE can be delivered with the optional PSL library v4.00.09 and v4.00.10. If none of those optional PSL libraries is available then this SFR is not applicable.

FCS_COP.1/AES_MAC_PSL_2 Cryptographic operation

Hierarchical to: No other components.

Dependencies: [FDP_ITC.1 Import of user data without security attributes, or FDP_ITC.2 Import of user data with security attributes, or FCS_CKM.1 Cryptographic key generation] FCS_CKM.4 Cryptographic key destruction

FCS_COP.1.1/AES_MAC_PSL_2 The TSF shall perform MAC calculation in accordance with a specified cryptographic algorithm Advanced Encryption Standard (AES) in CBC MAC mode and CMAC mode and cryptographic key sizes of 128 bit or 192 bit or 256 bit that meet the following standards: [9797], [N197], [N38B] with the following options/modifications:

- MAC algorithm 1
- Padding must be done by the caller
- An Initialization Vector (IV) must be given by the caller

Note: The TOE can be delivered with the SCP accessible or blocked. In case the SCP is blocked, then this SFR is not applicable.

Note: The TOE can be delivered with the optional PSL library v5.00.06. If this library is not available than this SFR is not applicable

7.3.3 Rivest-Shamir-Adleman (RSA) operation

The Modular Arithmetic Operation of the TOE shall meet the requirement “Cryptographic operation (FCS_COP.1)” as specified below.

FCS_COP.1/RSA Cryptographic operation

Hierarchical to: No other components.

Dependencies: [FDP_ITC.1 Import of user data without security attributes, or FDP_ITC.2 Import of user data with security attributes, or FCS_CKM.1 Cryptographic key generation] FCS_CKM.4 Cryptographic key destruction

1
2 FCS_COP.1.1/RSA The TSF shall perform encryption, decryption, signature generation and
3 verification in accordance with a specified cryptographic algorithm Rivest-
4 Shamir-Adleman (RSA) and cryptographic key sizes of 1024 - 4096 bit that meet
5 the following standards:

6
7 Encryption:

8 According to section 5.1.1 RSAEP in PKCS v2.2,
9 without 5.1.1(1).

10
11 Decryption (with or without CRT):

12 According to section 5.1.2 RSADP in PKCS v2.2
13 for $u = 2$, i.e., without any (r i, d i, t i), $i > 2$, therefore without 5.1.2(2.b)(ii)&(v),
14 without 5.1.2(1), 5.1.2(2.a) only supported up to $n < 2^{2048}$.

15
16 Signature Generation (with or without CRT): According to section 5.2.1 RSASP1
17 in PKCS v2.2

18 for $u = 2$, i.e., without any (r i, d i, t i), $i > 2$,
19 therefore without 5.2.1(2.b) (ii)&(v), without 5.1.2(1),
20 5.2.1(2.a) only supported up to $n < 2^{2048}$.

21
22 Signature Verification:

23 According to section 5.2.2 RSAVP1 in PKCS v2.2,
24 without 5.2.2(1).

25
26 *Note: This TOE can be delivered with the Crypto2304T coprocessor accessible or blocked. In case the*
27 *Crypto2304T is blocked, no RSA computation supported by hardware is possible and this SFR is not*
28 *applicable.*

29 *Note: The TOE can be delivered with an optional RSA library. Any optional RSA library contains the RSA*
30 *algorithms stated above. Any optional RSA library needs an accessible Crypto2304T. If no optional*
31 *RSA library is available then this SFR is not applicable.*

32
33 **FCS_COP.1/RSA_PSL** Cryptographic operation

34
35 Hierarchical to: No other components.

36
37 Dependencies: [FDP_ITC.1 Import of user data without security attributes, or
38 FDP_ITC.2 Import of user data with security attributes, or
39 FCS_CKM.1 Cryptographic key generation]
40 FCS_CKM.4 Cryptographic key destruction

41
42 FCS_COP.1.1/RSA_PSL The TSF shall perform encryption, decryption, signature generation
43 and verification in accordance with a specified cryptographic algorithm Rivest-
44 Shamir-Adleman (RSA) and cryptographic key sizes of 1024 - 4096 bit that meet
45 the following standards:
46

Encryption:

According to section 5.1.1 RSAEP in PKCS v2.2, without 5.1.1(1).

Decryption (with or without CRT):

According to section 5.1.2 RSADP in PKCS v2.2 for $u = 2$, i.e., without any (r i, d i, t i), $i > 2$, therefore without 5.1.2(2.b) (ii)&(v), without 5.1.2(1), 5.1.2.(2.a), only supported up to $n < 2^{2048}$

Signature Generation (with or without CRT): According to section 5.2.1 RSASP1 in PKCS v2.2

for $u = 2$, i.e., without any (r i, d i, t i), $i > 2$, therefore without 5.2.1(2.b) (ii)&(v), without 5.2.1(1), 5.2.1(2.a) only supported up to $n < 2^{2048}$

Signature Verification:

According to section 5.2.2 RSAVP1 in PKCS v2.2 without 5.2.2(1).

Note: This TOE can be delivered with the Crypto2304T coprocessor accessible or blocked. In case the Crypto2304T is blocked, no RSA computation supported by hardware is possible and this SFR is not applicable.

Note: The TOE can be delivered with an optional PSL library. In case no PSL library is available then this SFR is not applicable.

7.3.4 Rivest-Shamir-Adleman (RSA) key generation

The key generation for the RSA shall meet the requirement “Cryptographic key generation (FCS_CKM.1)” as specified below.

FCS_CKM.1/RSA_1 Cryptographic key generation

Hierarchical to: No other components.

Dependencies: [FCS_CKM.2 Cryptographic key distribution, or FCS_COP.1 Cryptographic operation] FCS_CKM.4 Cryptographic key destruction

FCS_CKM.1.1/RSA_1 The TSF shall generate cryptographic keys in accordance with a specified cryptographic algorithm RSA key generation in CRT and modulus/exp representation and specified cryptographic key sizes of 1024 - 4096 bits that meet the following standard:

According to section 3.2(2) in PKCS v2.2 for $u=2$, i.e., without any (r i, d i, t i), $i > 2$. For $p \times q < 2^{2048}$ additionally according to section 3.2(1).

1 *Note: This TOE can be delivered with the Crypto2304T coprocessor accessible or blocked. In case the*
2 *Crypto2304T is blocked, no RSA computation supported by hardware is possible and this SFR is not*
3 *applicable.*

4 *Note: The TOE can be delivered with the optional RSA library v2.05.005. This library contains the RSA*
5 *algorithms stated above. This RSA library needs an accessible Crypto2304T. If this RSA library is not*
6 *available then this SFR is not applicable.*

7 *Note: The RSA key components can be generated by the API functions:*

- 8 - *CryptoRSAKeyGenMask_CRT plus CryptoGeneratePrimeMask*
- 9 - *CryptoRSAKeyGenMask_D plus CryptoGeneratePrimeMask*
- 10 - *CryptoRSAKeyGenMask_N plus CryptoGeneratePrimeMask*

11 *Note: The proprietary CryptoGeneratePrimeMask function has not been cryptographic-analytically*
12 *evaluated and certified by BSI in general.*

14 **FCS_CKM.1/RSA_2** Cryptographic key generation

16 Hierarchical to: No other components.

18 Dependencies: [FCS_CKM.2 Cryptographic key distribution, or
19 FCS_COP.1 Cryptographic operation]
20 FCS_CKM.4 Cryptographic key destruction

22 **FCS_CKM.1.1/RSA_2** The TSF shall generate cryptographic keys in accordance with a specified
23 cryptographic algorithm RSA key generation in CRT and modulus/exp
24 representation and specified cryptographic key sizes of 1024 - 4096 bits that
25 meet the following standard:

26 According to section 3.2(2) in PKCS v2.2
27 for $u=2$, i.e., without any $(r_i, d_i, t_i), i > 2$.
28 For $p \times q < 2^{2048}$ additionally according to section 3.2(1).

30 *Note: This TOE can be delivered with the Crypto2304T coprocessor accessible or blocked. In case the*
31 *Crypto2304T is blocked, no RSA computation supported by hardware is possible and this SFR is not*
32 *applicable.*

33 *Note: The TOE can be delivered with the optional RSA library v2.07.003. This library contains the RSA*
34 *algorithms stated above. This RSA library needs an accessible Crypto2304T. If this RSA library is not*
35 *available then this SFR is not applicable.*

36 *Note: The RSA key components can be generated by the following API functions:*

- 37 - *CryptoRSAKeyGen*
- 38 - *CryptoRSAKeyGenMask_CRT plus CryptoGeneratePrime or CryptoGeneratePrimeMask*
- 39 - *CryptoRSAKeyGenMask_D plus CryptoGeneratePrime or CryptoGeneratePrimeMask*
- 40 - *CryptoRSAKeyGenMask_N plus CryptoGeneratePrime or CryptoGeneratePrimeMask*

41 *Note: Only the function CryptoGeneratePrime has been assigned to the appropriate security level by BSI.*
42 *The proprietary CryptoGeneratePrimeMask function has not been cryptographic-analytically*
43 *evaluated and certified by BSI in general.*

1

2 7.3.5 Elliptic Curve DSA (ECDSA) operation

3 The Modular Arithmetic Operation of the TOE shall meet the requirement “Cryptographic operation
4 (FCS_COP.1)” as specified below.

5

6 **FCS_COP.1/ECDSA** Cryptographic operation

7 Hierarchical to: No other components.

8 Dependencies: [FDP_ITC.1 Import of user data without security attributes, or
9 FDP_ITC.2 Import of user data with security attributes, or
10 FCS_CKM.1 Cryptographic key generation]
11 FCS_CKM.4 Cryptographic key destruction

12 FCS_COP.1.1/ECDSA The TSF shall perform signature generation and signature verification in
13 accordance with a specified cryptographic algorithm ECDSA and cryptographic
14 key sizes 160, 163, 192, 224, 233, 256, 283, 320, 384, 409, 512 or 521 bits that
15 meet the following standard:

16

17 Signature Generation:

18 According to section 7.3 in ANSI X9.62 – 2005

19 Not implemented is step d) and e) thereof.

20 The output of step e) has to be provided as input to our function by
21 the caller.

22 Deviation of step c) and f):

23 The jumps to step a) were substituted by a return of
24 the function with an error code, the jumps are emulated by another
25 call to our function.

26

27 Signature Verification:

28 According to section 7.4.1 in ANSI X9.62–2005

29 Not implemented is step b) and c) thereof.

30 The output of step c) has to be provided as input to our function by
31 the caller.

32 Deviation of step d):

33 Beside noted calculation, our algorithm adds a random multiple of
34 BasepointerOrder n to the calculated values u1 and u2.

35

36 *Note: This TOE can be delivered with the Crypto2304T coprocessor accessible or blocked. In case the*
37 *Crypto2304T is blocked, no ECC computation supported by hardware is possible and this SFR is not*
38 *applicable.*

39 *Note: The TOE can be delivered with an optional ECC library. Any optional ECC library contains the ECC*
40 *algorithms stated above. If no optional ECC library is available then this SFR is not applicable.*

41

42 **FCS_COP.1/ECDSA_PSL** Cryptographic operation

1 Hierarchical to: No other components.

2 Dependencies: [FDP_ITC.1 Import of user data without security attributes, or
 3 FDP_ITC.2 Import of user data with security attributes, or
 4 FCS_CKM.1 Cryptographic key generation]
 5 FCS_CKM.4 Cryptographic key destruction

6 FCS_COP.1.1/ECDSA_PSL The TSF shall perform signature generation and signature verification
 7 in accordance with a specified cryptographic algorithm ECDSA and
 8 cryptographic key sizes 160, 163, 192, 224, 233, 256, 283, 320, 384, 409, 512 or
 9 521 bits that meet the following standard:

10 Signature Generation:

11 According to section 7.3 in ANSI X9.62 – 2005

12 Not implemented is step d) and e) thereof.

13 The output of step e) has to be provided as input to our function by
 14 the caller.

15 Deviation of step c) and f):

16 The jumps to step a) were substituted by a return of
 17 the function with an error code, the jumps are emulated by another
 18 call to our function.

19

20 Signature Verification:

21 According to section 7.4.1 in ANSI X9.62–2005

22 Not implemented is step b) and c) thereof.

23 The output of step c) has to be provided as input to our function by
 24 the caller.

25 Deviation of step d):

26 Beside noted calculation, our algorithm adds a random multiple of
 27 BasepointerOrder n to the calculated values u1 and u2.
 28

29 *Note: This TOE can be delivered with the Crypto2304T coprocessor accessible or blocked. In case the*
 30 *Crypto2304T is blocked, no ECC computation supported by hardware is possible and this SFR is not*
 31 *applicable.*

32 *Note: The TOE can be delivered with an optional PSL library. Any optional PSL library contains the ECC*
 33 *algorithms stated above. If no optional PSL library is available then this SFR is not applicable.*

34

35 7.3.6 Elliptic Curve (EC) key generation

36 The key generation for the EC shall meet the requirement “Cryptographic key generation
 37 (FCS_CKM.1)”

38 **FCS_CKM.1/EC** Cryptographic key generation

39

40 Hierarchical to: No other components.

1 Dependencies: FCS_CKM.2 Cryptographic key distribution, or FCS_COP.1 Cryptographic
2 operation]
3 FCS_CKM.4 Cryptographic key destruction

4
5 **FCS_CKM.1.1/EC** The TSF shall generate cryptographic keys in accordance with a specified
6 cryptographic key generation algorithm Elliptic Curve EC specified in ANSI
7 X9.62-2005 and specified cryptographic key sizes 160, 163, 192, 224, 233, 256,
8 283, 320, 384, 409, 512 or 521 bits that meet the following standard:

9
10 ECDSA Key Generation:
11 According to the appendix A4.3 in ANSI X9.62-2005
12 the cofactor h is not supported.
13

14 *Note: This TOE can be delivered with the Crypto2304T coprocessor accessible or blocked. In case the*
15 *Crypto2304T is blocked, no ECC computation supported by hardware is possible and this SFR is not*
16 *applicable.*

17 *Note: The TOE can be delivered with an optional ECC library. Any optional ECC library contains the ECC*
18 *algorithms stated above. If no optional ECC library is available then this SFR is not applicable.*

20 7.3.7 Elliptic Curve Diffie-Hellman (ECDH) key agreement

21 The Modular Arithmetic Operation of the TOE shall meet the requirement “Cryptographic
22 operation(FCS_COP.1)” as specified below.

23
24 **FCS_COP.1/ECDH** Cryptographic operation

25
26 Hierarchical to: No other components.

27
28 Dependencies: [FDP_ITC.1 Import of user data without security attributes, or
29 FDP_ITC.2 Import of user data with security attributes, or
30 FCS_CKM.1 Cryptographic key generation]
31 FCS_CKM.4 Cryptographic key destruction

32
33 **FCS_COP.1.1/ECDH** The TSF shall perform elliptic curve Diffie-Hellman key agreement in
34 accordance with a specified cryptographic algorithm ECDH and cryptographic
35 key sizes of 160, 163, 192, 224, 233, 256, 283, 320, 384, 409, 512 or 521 bits that
36 meet the following standard:
37 According to section 5.4.1 in ANSI X9.63 – 2001: Unlike section 5.4.1.3 our,
38 implementation not only returns the x-coordinate of the shared secret, but
39 rather the x-coordinate and y-coordinate.
40

41 *Note: The certification covers the standard NIST [DSS] and Brainpool [ECC] Elliptic Curves with key*
42 *lengths of 160, 163, 192, 224, 233, 256, 283, 320, 384, 409, 512 or 521 Bits. Other types of elliptic*
43 *curves can be added by the user during a composite certification process.*

1 *Note: This TOE can be delivered with the Crypto2304T coprocessor accessible or blocked. In case the*
2 *Crypto2304T is blocked, no ECC computation supported by hardware is possible and this SFR is not*
3 *applicable.*

4 *Note: The TOE can be delivered with an optional ECC library. Any optional ECC library contains the ECC*
5 *algorithms stated above. If no optional ECC library is available then this SFR is not applicable.*

6
7 **FCS_COP.1/ECDH_PSL** Cryptographic operation

8
9 Hierarchical to: No other components.

10
11 Dependencies: [FDP_ITC.1 Import of user data without security attributes, or
12 FDP_ITC.2 Import of user data with security attributes, or
13 FCS_CKM.1 Cryptographic key generation]
14 FCS_CKM.4 Cryptographic key destruction

15
16 **FCS_COP.1.1/ECDH_PSL** The TSF shall perform elliptic curve Diffie-Hellman key agreement in
17 accordance with a specified cryptographic algorithm ECDH and cryptographic
18 key sizes of 160, 163, 192, 224, 233, 256, 283, 320, 384, 409, 512 or 521 bits that
19 meet the following standard:
20 According to section 5.4.1 in ANSI X9.63 – 2001: Unlike section 5.4.1.3 our
21 implementation not only returns the x-coordinate of the shared secret, but
22 rather the x-coordinate and y-coordinate.

23
24 *Note: The certification covers the standard NIST [DSS] and Brainpool [ECC] Elliptic Curves with key*
25 *lengths of 160, 163, 192, 224, 233, 256, 283, 320, 384, 409, 512 or 521 Bits. Other types of elliptic*
26 *curves can be added by the user during a composite certification process.*

27 *Note: For easy integration of EC functions into the user's operating system and/or application, the library*
28 *contains single cryptographic functions respectively primitives which are compliant to the*
29 *standard. The primitives are referenced above. Therefore, the library supports the user to develop*
30 *an application representing the standard if required.*

31 *Note: This TOE can be delivered with the Crypto2304T coprocessor accessible or blocked. In case the*
32 *Crypto2304T is blocked, no ECC computation supported by hardware is possible and this SFR is not*
33 *applicable.*

34 *Note: The TOE can be delivered with an optional PSL library. Any PSL library contains a special interface*
35 *to the algorithms stated above. If no optional PSL library is available then this SFR is not applicable.*

36 37 **7.3.8 Hash function**

38
39 The TOE shall meet the requirement “Cryptographic operation – SHA (FCS_COP.1/SHA)” as specified
40 below.

41
42 **FCS_COP.1/SHA** Cryptographic operation

1
2 Hierarchical to: No other components.

3
4 Dependencies: [FDP_ITC.1 Import of user data without security attributes, or
5 FDP_ITC.2 Import of user data with security attributes, or
6 FCS_CKM.1 Cryptographic key generation]
7 FCS_CKM.4 Cryptographic key destruction
8

9 FCS_COP.1.1/ SHA The TSF shall perform hashing in accordance with a specified cryptographic
10 algorithm SHA-1, SHA-224, SHA-256, SHA-384, SHA-512 and cryptographic key
11 sizes none that meet the following FIPS 180-4 [SHS].

12 *Note: The TOE can be delivered with the optional HCL library. The optional HCL library contains the hash*
13 *algorithms stated above. If the optional HCL library is not delivered then this SFR is not applicable.*

14 *Note: This SFR claims countermeasures against SPA template attacks*

15 *Note: The SHA-1 algorithm shall only be used for session key derivation*

16 **FCS_COP.1/SHA_PSL** Cryptographic operation

17
18 Hierarchical to: No other components.

19
20 Dependencies: [FDP_ITC.1 Import of user data without security attributes, or
21 FDP_ITC.2 Import of user data with security attributes, or
22 FCS_CKM.1 Cryptographic key generation]
23 FCS_CKM.4 Cryptographic key destruction
24

25 FCS_COP.1.1/ SHA_PSL The TSF shall perform hashing in accordance with a specified
26 cryptographic algorithm SHA-1, SHA-224, SHA-256, SHA-384, SHA-512 and
27 cryptographic key sizes none that meet the following FIPS 180-4 [SHS].

28 *Note: The TOE can be delivered with the optional PSL library v5.00.06. If the optional PSL library v5.00.06*
29 *is not available then this SFR is not applicable.*

30 *Note: The SHA-1 algorithm shall only be used for session key derivation*

31 32 **7.4 Data Integrity**

33 The TOE shall meet the requirement “Stored data integrity monitoring (FDP_SDI.1)” as specified
34 below:
35

36 **FDP_SDI.1** Stored data integrity monitoring

37
38 Hierarchical to: No other components

39
40 Dependencies: No dependencies

41
42 FDP_SDI.1.1 The TSF shall monitor user data stored in containers controlled by the TSF for
43 inconsistencies between stored data and corresponding EDC on all objects,

based on the following attributes: EDC value for RAM and ROM and ECC value for the SOLID FLASH™ NVM and verification of stored data in the SOLID FLASH™ NVM.

The TOE shall meet the requirement “Stored data integrity monitoring and action (FDP_SDI.2)” as specified below:

FDP_SDI.2 Stored data integrity monitoring and action

Hierarchical to: FDP_SDI.1 stored data integrity monitoring

Dependencies: No dependencies

FDP_SDI.2.1 The TSF shall monitor user data stored in containers controlled by the TSF for data integrity and one- and/or more-bit-errors on all objects, based on the following attributes: corresponding EDC value for RAM and ROM and error correction ECC for the SOLID FLASH™ NVM.

FDP_SDI.2.2 Upon detection of a data integrity error, the TSF shall correct 1 bit errors in the SOLID FLASH™ NVM automatically and inform the user about more bit errors.

7.5 TOE Security Assurance Requirements

The evaluation assurance level is EAL5 augmented with ALC_DVS.2 and AVA_VAN.5. In the following table, the security assurance requirements are given. The augmentation of the assurance components compared to the Protection Profile [1] is expressed with bold letters.

Table 17 Assurance components

Aspect	Acronym	Description	Refinement
Development	ADV_ARC.1	Security Architecture Description	in PP [1]
	ADV_FSP.5	Complete semiformal functional specification with additional error information	in ST
	ADV_IMP.1	Implementation representation of the TSF	in PP [1]
	ADV_INT.2	Well-structured internals	
	ADV_TDS.4	Semi-formal modular design	
Guidance Documents	AGD_OPE.1	Operational user guidance	in PP [1]
	AGD_PRE.1	Preparative procedures	in PP [1]
Life-Cycle Support	ALC_CMC.4	Production support, acceptance procedures and automation	in PP [1]
	ALC_CMS.5	Development tools CM coverage	in ST
	ALC_DEL.1	Delivery procedures	in PP [1]

	ALC_DVS.2	Sufficiency of security measures	in PP [1]
	ALC_LCD.1	Developer defined life-cycle model	
	ALC_TAT.2	Compliance with implementation standards	in ST
Security Target Evaluation	ASE_CCL.1	Conformance claims	
	ASE_ECD.1	Extended components definition	
	ASE_INT.1	ST introduction	
	ASE_OBJ.2	Security objectives	
	ASE_REQ.2	Derived security requirements	
	ASE_SPD.1	Security problem definition	
	ASE_TSS.1	TOE summary specification	
Tests	ATE_COV.2	Analysis of coverage	in PP [1]
	ATE_DPT.3	Testing: modular design	in ST
	ATE_FUN.1	Functional testing	
	ATE_IND.2	Independent testing - sample	
Vulnerability Assessment	AVA_VAN.5	Advanced methodical vulnerability analysis	in PP [1]

1 7.5.1 Refinements

2 Some refinements are taken unchanged from the PP [1]. In some cases a clarification is necessary. In
3 Table 19 an overview is given where the refinement is done.

4 Two refinements from the PP [1] have to be discussed here in the Security Target, as the assurance
5 level is increased.

6 Life cycle support (ALC_CMS, ALC_TAT)

7 The refinement from the PP [1] can be applied even at the chosen assurance level EAL 5 augmented
8 with ALC_CMS.5 and ALC_TAT.2. The assurance package ALC_CMS.4 is extended to ALC_CMS.5 with
9 aspects regarding the configuration control system for the TOE. The assurance package ALC_TAT.1 is
10 extended to ALC_TAT.2 with aspects regarding the implementation standards for the TOE. The
11 refinements are not touched.

12 Functional Specification (ADV_FSP)

13 The refinement from the PP [1] can be applied even at the chosen assurance level EAL 5 augmented
14 with ADV_FSP.5. The assurance package ADV_FSP.4 is extended to ADV_FSP.5 with aspects regarding
15 the descriptive level. The level is increased from informal to semi-formal with informal description.
16 The refinement is not touched from this measure.

17 For details of the refinement see PP [1].

18 Tests (ATE_DPT.3)

The refinement from the PP [1] can be applied even at the chosen assurance level EAL 5 augmented with ATE_DPT.3. The assurance package ATE_DPT.2 is augmented to ATE_DPT.3 relating to the requirements of the assurance level EAL 5. The refinement is not touched.

7.6 Security Requirements Rationale

7.6.1 Rationale for the Security Functional Requirements

The security functional requirements rationale of the TOE are defined and described in PP [1] section 6.3 for the following security functional requirements: FDP_ITT.1, FDP_IFC.1, FPT_ITT.1, FPT_PHP.3, FPT_FLS.1, FRU_FLT.2, FMT_LIM.1, FMT_LIM.2, FCS_RNG.1/HW, FCS_RNG.1/PSL and FAU_SAS.1.

The security functional requirements FPT_TST.2, FDP_ACC.1, FDP_ACF.1, FMT_MSA.1, FMT_MSA.3, FMT_SMF.1, FCS_COP.1, FCS_CKM.1, FDP_SDI.1 and FDP_SDI.2 are defined in the following description:

Table 18 Rational for additional SFR in the ST

Objective	TOE Security Functional Requirements
O.Add-Functions (optional)	FCS_COP.1/DES (optional) FCS_COP.1/DES_SCL_1 (optional) FCS_COP.1/DES_SCL_2 (optional) FCS_COP.1/DES_SCL_3 (optional) FCS_COP.1/DES_PSL (optional) FCS_COP.1/DES_MAC_PSL (optional) FCS_COP.1/AES (optional) FCS_COP.1/AES_SCL_1 (optional) FCS_COP.1/AES_SCL_2 (optional) FCS_COP.1/AES_SCL_3 (optional) FCS_COP.1/AES_PSL (optional) FCS_COP.1/AES_MAC_PSL_1 (optional) FCS_COP.1/AES_MAC_PSL_2 (optional) FCS_COP.1/RSA(optional) FCS_COP.1/RSA_PSL (optional) FCS_COP.1/ECDSA (optional) FCS_COP.1/ECDSA_PSL (optional) FCS_COP.1/ECDH (optional) FCS_COP.1/ECDH_PSL (optional) FCS_CKM.1/RSA_1 (optional) FCS_CKM.1/RSA_2 (optional) FCS_CKM.1/EC (optional) FCS_COP.1/SHA (optional) FCS_COP.1/SHA_PSL (optional)
O.Phys-Manipulation	FPT_TST.2

O.Mem-Access	FDP_ACC.1 FDP_ACF.1 FMT_MSA.3 FMT_MSA.1 FMT_SMF.1
O.Malfunction	FDP_SDI.1 FDP_SDI.2

1

2 The table above gives an overview, how the security functional requirements are combined to meet
3 the security objectives. The detailed justification is given in the following:

4 The justification related to the security objective “Additional Specific Security Functionality
5 (O.Add-Functions)” is as follows:

6 The security functional requirement(s) “Cryptographic operation (FCS_COP.1)” exactly requires those
7 functions to be implemented which are demanded by O.Add-Functions. FCS_CKM.1/RSA_1 and
8 FCS_CKM.1/RSA_2 supports the generation of RSA keys, FCS_CKM.1/EC supports the generation of EC
9 keys needed for this cryptographic operations. Therefore, FCS_COP.1/RSA, FCS_COP.1/RSA_PSL,
10 FCS_COP.1/ECDSA, FCS_COP.1/ECDSA_PSL, FCS_COP.1/ECDH, FCS_COP.1/ECDH_PSL and
11 FCS_CKM.1/RSA_1, FCS_CKM.1/RSA_1 and FCS_CKM/EC are suitable to meet the security objective.

12 The use of the supporting Base library has no impact on any security functional requirement nor does
13 its use generate additional requirements.

14 Nevertheless, the developer of the Smartcard Embedded Software must ensure that the additional
15 functions are used as specified and that the User Data processed by these functions are protected as
16 defined for the application context. These issues are addressed by the specific security functional
17 requirements:

- 18 • [FDP_ITC.1 Import of user data without security attributes or
19 FDP_ITC.2 Import of user data with security attributes or
20 FCS_CKM.1 Cryptographic key generation],
- 21 • FCS_CKM.4 Cryptographic key destruction.

22 All these requirements have to be fulfilled to support OE.Resp-Appl for FCS_COP.1/DES,
23 FCS_COP.1/DES_SCL_1, FCS_COP.1/DES_SCL_2, FCS_COP.1/DES_SCL_3, FCS_COP.1/DES_PSL,
24 FCS_COP.1/DES_MAC_PSL and for FCS_COP.1/AES, FCS_COP.1/AES_SCL_1, FCS_COP.1/AES_SCL_2,
25 FCS_COP.1/AES_SCL_3, FCS_COP.1, FCS_COP.1/AES_PSL, FCS_COP.1/AES_MAC_PSL_1,
26 FCS_COP.1/AES_MAC_PSL_2. For the FCS_COP.1/RSA, FCS_COP.1/RSA_PSL and FCS_COP.1/ECDSA ,
27 FCS_COP.1/ECDSA_PSL and FCS_COP.1/ECDH, FCS_COP.1/ECDH_PSL the FCS_CKM.1/RSA_1,
28 FCS_CKM.1/RSA_2 and FCS_CKM.1/EC are optional, since they are fulfilled by the TOE or may be
29 fulfilled by the environment as the user can generate keys externally additionally.

30 The security functional requirements required to meet the security objectives O.Leak-Inherent,
31 O.Phys-Probing, O.Malfunction, O.Phys-Manipulation and O.Leak-Forced define how to implement the
32 specific security functionality. However, key-dependent functions could be implemented in the
33 Smartcard Embedded Software.

34 The usage of cryptographic algorithms requires the use of appropriate keys. Otherwise these
35 cryptographic functions do not provide security. The keys have to be unique with a very high
36 probability, and must have a certain cryptographic strength etc. In case of a key import into the TOE
37 (which is usually after TOE delivery) it has to be ensured that quality and confidentiality are

1 maintained. Keys for 3DES and AES are provided by the environment, the keys for RSA and EC
2 algorithms can be provided either by the TOE or the environment.

3 In this ST the objectives for the environment OE.Plat-Appl and OE.Resp-Appl have been clarified. The
4 Smartcard Embedded Software defines the use of the cryptographic functions FCS_COP.1 provided by
5 the TOE. The requirements for the environment FDP_ITC.1, FDP_ITC.2, FCS_CKM.1 and FCS_CKM.4
6 support an appropriate key management. These security requirements are suitable to meet OE.Resp-
7 Appl.

8 The justification of the security objective and the additional requirements (both for the TOE and its
9 environment) show that they do not contradict to the rationale already given in the Protection Profile
10 for the assumptions, policy and threats defined there.

11 The security functional component Subset TOE security testing (FPT_TST.2) has been newly created
12 (Common Criteria Part 2 extended). This component allows that particular parts of the security
13 mechanisms and functions provided by the TOE can be tested after TOE Delivery. This security
14 functional component is used instead of the functional component FPT_TST.1 from Common Criteria
15 Part 2. For the user it is important to know which security functions or mechanisms can be tested. The
16 functional component FPT_TST.1 does not mandate to explicitly specify the security functions being
17 tested. In addition, FPT_TST.1 requires verification of the integrity of TSF data and stored TSF
18 executable code which might violate the security policy.

19 The tested security enforcing functions are SF_DPM Device Phase Management and SF_PMA
20 Protection against modifying attacks.

21 The security functional requirement FPT_TST.2 will detect attempts to conduct a physical
22 manipulation on the monitoring functions of the TOE. The objective of FPT_TST.2 is O.Phys-
23 Manipulation. The physical manipulation will be tried to overcome security enforcing functions.

24 The security functional requirement “Subset access control (FDP_ACC.1)” with the related Security
25 Function Policy (SFP) “Memory Access Control Policy” exactly require the implementation of an area
26 based memory access control as required by O.Mem-Access. The related TOE security functional
27 requirements FDP_ACC.1, FDP_ACF.1, FMT_MSA.3, FMT_MSA.1 and FMT_SMF.1 cover this security
28 objective. The implementation of these functional requirements is represented by the dedicated
29 privilege level concept.

30 The justification of the security objective and the additional requirements show that they do not
31 contradict to the rationale already given in the Protection Profile for the assumptions, policy and
32 threats defined there. Moreover, these additional security functional requirements cover the
33 requirements by [3] user data protection of chapter 11 which are not refined by the PP [1].

34 Nevertheless, the developer of the Smartcard Embedded Software must ensure that the additional
35 functions are used as specified and that the User Data processed by these functions are protected as
36 defined for the application context. The TOE only provides the tool to implement the policy defined in
37 the context of the application.

38 The justification related to the security objective “Protection against Malfunction due to
39 Environmental Stress (O.Malfunction)” is as follows:

40 The security functional requirement “Stored data integrity monitoring (FDP_SDI.1)” requires the
41 implementation of an Error Detection (EDC) algorithm which detects integrity errors of the data stored
42 in RAM, ROM and SOLID FLASH™ NVM (in the SOLID FLASH™ NVM more bit errors are detected). By this
43 the malfunction of the TOE using corrupt data is prevented. Therefore FDP_SDI.1 is suitable to meet
44 the security objective.

1 The security functional requirement “Stored data integrity monitoring and action (FDP_SDI.2)”
2 requires the implementation of an integrity observation and correction which is implemented by the
3 Error Detection (EDC) and Error Correction (ECC) measures. The EDC is present in RAM and ROM of the
4 TOE while the ECC is realized in the SOLID FLASH™ NVM. These measures detect and inform about one
5 and more bit errors. In case of the SOLID FLASH™ NVM 1 bit errors of the data are corrected
6 automatically. By the ECC mechanisms it is prevented that the TOE uses corrupt data. Therefore
7 FDP_SDI.2 is suitable to meet the security objective.

8 The CC part 2 defines the component FIA_SOS.2, which is similar to FCS_RNG.1, as follows:

9
10 **FIA_SOS.2** TSF Generation of secrets

11 Hierarchical to: No other components.

12 Dependencies: No dependencies.

13 FIA_SOS.2.1 The TSF shall provide a mechanism to generate secrets that meet
14 [assignment: *defined quality metric*].

15 FIA_SOS.2.2 The TSF shall be able to enforce the use of TSF generated secrets for
16 [assignment: *list of TSF functions*].
17

18 The CC part 2, annex G.3 [3], states: “This family defines requirements for mechanisms that enforce
19 defined quality metrics on provided secrets, and generate secrets to satisfy the defined metric“. Even
20 the operation in the element FIA_SOS.2.2 allows listing the TSF functions using the generated secrets.
21 Because all applications discussed in annex G.3 are related to authentication, the component
22 FIA_SOS.2 is also intended for authentication purposes while the term “secret” is not limited to
23 authentication data (cf. CC part 2, paragraphs 39-42).

24 Paragraph 685 in the CC part 2 [3] recommends to use the component FCS_CKM.1 to address random
25 number generation. However, this may hide the nature of the secrets used for key generation and
26 does not allow describing random number generation for other cryptographic methods (e.g.,
27 challenges, padding), authentication (e.g., password seeds), or other purposes (e.g., blinding as a
28 countermeasure against side channel attacks).

29 The component FCS_RNG addresses general RNG, the use of which includes but is not limited to
30 cryptographic mechanisms. FCS_RNG allows specifying requirements for the generation of random
31 numbers including necessary information for the intended use. These details describe the quality of
32 the generated data where other security services rely on. Thus by using FCS_RNG a ST or PP author is
33 able to express a coherent set of SFRs that include or use the generation of random numbers as a
34 security service.

36 7.6.1.1 Dependencies of Security Functional Requirements

37 The dependence of security functional requirements are defined and described in PP [1] section 6.3.2
38 for the following security functional requirements: FDP_ITT.1, FDP_IFC.1, FPT_ITT.1, FPT_PHP.3,
39 FPT_FLS.1, FRU_FLT.2, FMT_LIM.1, FMT_LIM.2, FCS_RNG.1/HW, FCS_RNG.1/PSL and FAU_SAS.1.

40 The dependence of security functional requirements for the security functional requirements
41 FPT_TST.2, FDP_ACC.1, FDP_ACF.1, FMT_MSA.1, FMT_MSA.3, FMT_SMF.1, FCS_COP.1, FCS_CKM.1,
42 FDP_SDI.1 and FDP_SDI.2 are defined in the following description.

1 **Table 19** Dependency for cryptographic operation requirement

Security Functional Requirement	Dependencies	Fulfilled by security requirements
FCS_COP.1/DES	FCS_CKM.1	Yes, see comment
FCS_COP.1/DES_SCL_1	FDP_ITC.1 or FDP_ITC.2 (if not FCS_CKM.1) FCS_CKM.4	Yes, see comment
FCS_COP.1/DES_SCL_2		
FCS_COP.1/DES_SCL_3		
FCS_COP.1/DES_PSL		
FCS_COP.1/DES_MAC_PSL		
FCS_COP.1/AES	FCS_CKM.1	Yes, see comment
FCS_COP.1/AES_SCL_1	FDP_ITC.1 or FDP_ITC.2 (if not FCS_CKM.1) FCS_CKM.4	Yes, see comment
FCS_COP.1/AES_SCL_2		
FCS_COP.1/AES_SCL_3		
FCS_COP.1/AES_PSL		
FCS_COP.1/AES_MAC_PSL_1		
FCS_COP.1/AES_MAC_PSL_2		
FCS_COP.1/RSA	FCS_CKM.1	Yes, see comment
FCS_COP.1/RSA_PSL	FDP_ITC.1 or FDP_ITC.2 (if not FCS_CKM.1) FCS_CKM.4	Yes, see comment
FCS_CKM.1/RSA_1	FCS_CKM.2 or FCS_COP.1	Yes
FCS_CKM.1/RSA_2	FCS_CKM.4	Yes, see comment
FCS_COP.1/ECDSA	FCS_CKM.1	Yes, see comment
FCS_COP.1/ECDSA_PSL	FDP_ITC.1 or FDP_ITC.2 (if not FCS_CKM.1) FCS_CKM.4	Yes, see comment
FCS_CKM.1/EC	FCS_CKM.2 or FCS_COP.1	Yes
	FCS_CKM.4	Yes, see comment
FCS_COP.1/ECDH	FCS_CKM.1	Yes, see comment
FCS_COP.1/ECDH_PSL	FDP_ITC.1 or FDP_ITC.2 (if not FCS_CKM.1) FCS_CKM.4	Yes, see comment
FCS_COP.1/SHA	FCS_CKM.1, FDP_ITC.1 or FDP_ITC.2 (if not FCS_CKM.1), FCS_CKM.4	Not required, see comment
FCS_COP.1/SHA_PSL		
FPT_TST.2	None	See comment
FDP_ACC.1	FDP_ACF.1	Yes
FDP_ACF.1	FDP_ACC.1 FMT_MSA.3	Yes Yes
FMT_MSA.3	FMT_MSA.1 FMT_SMR.1	Yes Not required, see comment

FMT_MSA.1	FDP_ACC.1 or FDP_IFC.1 FMT_SMR.1 FMT_SMF.1	Yes See comment Yes
FMT_SMF.1	None	N/A
FDP_SDI.1	None	N/A
FDP_SDI.2	None	N/A

Note: The dependency FMT_SMR.1 introduced by the two components FMT_MSA.1 and FMT_MSA.3 is considered to be satisfied because the access control specified for the intended TOE is not role-based but enforced for each subject. Therefore, there is no need to identify roles in form of a security functional requirement FMT_SMR.1.

Comment: The security functional requirement “Cryptographic operation (FCS_COP.1)” met by the TOE, has the following dependencies:

- [FDP_ITC.1 Import of user data without security attributes, or
- FDP_ITC.2 Import of user data with security attributes]
- FCS_CKM.1 Cryptographic key generation
- FCS_CKM.4 Cryptographic key destruction.

The security functional requirement “Cryptographic key management (FCS_CKM)” met by TOE, has the following dependencies:

- [FCS_CKM.2 Cryptographic key distribution, or
- FCS_COP.1 Cryptographic operation]
- FCS_CKM.4 Cryptographic key destruction.

These requirements all address the appropriate management of cryptographic keys used by the specified cryptographic function and are not part of the PP [1]. Most requirements concerning key management shall be fulfilled by the environment since the Smartcard Embedded Software is designed for a specific application context and uses the cryptographic functions provided by the TOE.

For the security functional requirement FCS_COP.1/DES, FCS_COP.1/DES_SCL_1, FCS_COP.1/DES_SCL_2, FCS_COP.1/DES_SCL_3, FCS_COP.1/DES_PSL, FCS_COP.1/DES_MAC_PSL and FCS_COP.1/AES, FCS_COP.1/AES_SCL_1, FCS_COP.1/AES_SCL_2, FCS_COP.1/AES_SCL_3, FCS_COP.1/AES_PSL, FCS_COP.1/AES_MAC_PSL_1, FCS_COP.1/AES_MAC_PSL_2 the respective dependencies FCS_CKM.1, FCS_CKM.4 and FDP_ITC.1 or FDP_ITC.2 have to be fulfilled by the environment. That mean, that the environment shall meet the requirements FCS_CKM.1 and FCS_CKM.4 as defined in [3], section 10.1 and shall meet the requirements FDP_ITC.1 or FDP_ITC.2 as defined in [3], section 11.7.

For the security functional requirement FCS_COP.1/RSA, FCS_COP.1/RSA_PSL, FCS_COP.1/ECDSA, FCS_COP.1/ECDSA_PSL, and FCS_COP.1/ECDH, FCS_COP.1/ECDH_PSL, the respective dependencies FCS_CKM.4 and FDP_ITC.1 or FDP_ITC.2 have to be fulfilled by the environment. That mean, that the environment shall meet the requirements FDP_ITC.1 or FDP_ITC.2 as defined in [3], section 11.7.

For the security functional requirement FCS_COP.1/RSA, FCS_COP.1/RSA_PSL, FCS_COP.1/ECDSA, and FCS_COP.1/ECDH, the respective dependency FCS_CKM.1 has to be fulfilled by the TOE with the security functional requirement FCS_CKM.1/RSA_1/FCS_CKM.1/RSA_2 for FCS_COP.1/RSA) and

1 FCS_CKM.1/EC (for FCS_COP.1/ECDSA and FCS_COP.1/ECDH) as defined in section 7.1.4. Additionally
2 the requirement FCS_CKM.1 can be fulfilled by the environment as defined in [3], section 10.1.

3 For the security functional requirement FCS_COP.1/ECDSA_PSL and FCS_COP.1/ECDH_PSL, the
4 respective dependency FCS_CKM.1 does not apply, because the PSL does not provide a key
5 generation operation for elliptic curves.

6 For the security functional requirement FCS_CKM.1/RSA_1, FCS_CKM.1/RSA_2 and FCS_CKM.1/EC the
7 respective dependency FCS_COP.1 is fulfilled by the TOE. The respective dependency FCS_CKM.4 has
8 to be fulfilled by the environment. That means, the environment shall meet the requirement
9 FCS_CKM.4 as defined in [3], section 10.1.

10 For the security functional requirement FCS_COP.1/SHA and FCS_COP.1/SHA_PSL the respective
11 dependencies are not applicable, because no keys are involved.

12 The cryptographic libraries RSA and EC are delivery options. If one of the libraries RSA, EC are
13 delivered, the asymmetric Base Lib is automatically part of it. Therefore the user may choose a free
14 combination of these libraries. In case of deselecting one or several of these libraries the TOE does not
15 provide the respective functionality Additional Specific Security Functionality Rivest-Shamir-Adleman
16 Cryptography (RSA) and/or Elliptic Curve Cryptography (EC). The asymmetric Base Library is no
17 directly accessible cryptographic library and provides no additional specific security functionality.

18 End of comment.

20 7.6.2 Rationale of the Assurance Requirements

21 The chosen assurance level EAL5 and the augmentation with the requirements ALC_DVS.2 and
22 AVA_VAN.5 were chosen in order to meet the assurance expectations explained in the following
23 paragraphs. In Table 17 the different assurance levels are shown as well as the augmentations. The
24 augmentations are in compliance with the Protection Profile.

25 An assurance level EAL5 with the augmentations ALC_DVS.2 and AVA_VAN.5 are required for this type
26 of TOE since it is intended to defend against **highly sophisticated attacks** without protective
27 environment. This evaluation assurance package was selected to permit a developer to gain
28 maximum assurance from positive security engineering based on good commercial practices. In order
29 to provide a meaningful level of assurance that the TOE provides an adequate level of defence against
30 such attacks, the evaluators should have access to all information regarding the TOE including the
31 TSF internals, the low level design and source code including the testing of the modular design.
32 Additionally the mandatory technical document “Application of Attack Potential to Smartcards” [10]
33 shall be taken as a basis for the vulnerability analysis of the TOE.

36 ALC_DVS.2 Sufficiency of security measures

37 Development security is concerned with physical, procedural, personnel and other technical
38 measures that may be used in the development environment to protect the TOE.

39 In the particular case of a Security IC the TOE is developed and produced within a complex and
40 distributed industrial process which must especially be protected. Details about the implementation,
41 (e.g. from design, test and development tools as well as Initialization Data) may make such attacks

- 1 easier. Therefore, in the case of a Security IC, maintaining the confidentiality of the design is very
- 2 important.
- 3 This assurance component is a higher hierarchical component to EAL5 (which only requires
- 4 ALC_DVS.1). ALC_DVS.2 has no dependencies.

1 **AVA_VAN.5 Advanced methodical vulnerability analysis**

2 Due to the intended use of the TOE, it must be shown to be highly resistant to penetration attacks.
3 This assurance requirement is achieved by the AVA_VAN.5 component.

4 Independent vulnerability analysis is based on highly detailed technical information. The main intent
5 of the evaluator analysis is to determine that the TOE is resistant to penetration attacks performed by
6 an attacker possessing high attack potential.

7 AVA_VAN.5 has dependencies to ADV_ARC.1 “Security architecture description”, ADV_FSP.2 “Security
8 enforcing functional specification”, ADV_TDS.3 “Basic modular design”, ADV_IMP.1 “Implementation
9 representation of the TSF”, AGD_OPE.1 “Operational user guidance”, and AGD_PRE.1 “Preparative
10 procedures”.

11 All these dependencies are satisfied by EAL5.

12 It has to be assumed that attackers with high attack potential try to attack Security ICs like smart
13 cards used for digital signature applications or payment systems. Therefore, specifically AVA_VAN.5
14 was chosen in order to assure that even these attackers cannot successfully attack the TOE.

15

8 TOE Summary Specification (ASE_TSS)

The product overview is given in section 2.1. In the following the Security Features are described and the relation to the security functional requirements is shown.

The TOE is equipped with following Security Features to meet the security functional requirements:

- SF_DPM Device Phase Management
- SF_PS Protection against Snooping
- SF_PMA Protection against Modification Attacks
- SF_PLA Protection against Logical Attacks
- SF_CS Cryptographic Support

The following description of the Security Features is a complete representation of the TSF.

8.1 SF_DPM: Device Phase Management

The life cycle of the TOE is split-up in several phases. Chip development and production (phase 2, 3, 4) and final use (phase 4-7) is a rough split-up from TOE point of view. These phases are implemented in the TOE as test mode (phase 3) and user mode (phase 4-7).

In addition a chip identification mode exists which is active in all phases. The chip identification data (O.Identification) is stored in a in the not changeable configuration page area and non-volatile memory. In the same area further TOE configuration data is stored. In addition, user initialization data can be stored in the non-volatile memory during the production phase as well. During this first data programming, the TOE is still in the secure environment and in Test Mode.

The covered security functional requirement is FAU_SAS.1 “Audit storage”.

During start-up of the TOE the decision for one of the operation modes is taken dependent on phase identifiers. The decision of accessing a certain mode is defined as phase entry protection. The phases follow also a defined and protected sequence. The sequence of the phases is protected by means of authentication.

The covered security functional requirements are FMT_LIM.1 “Limited capabilities” and FMT_LIM.2 “Limited availability”.

During the production phase (phase 3 and 4) or after the delivery to the customer (phase 5 or phase 6), the TOE provides the possibility to download a user specific encryption key and user code and data into the empty (erased) SOLID FLASH™ NVM memory area as specified by the associated control information of the Flash Loader software. After finishing the load operation, the Flash Loader can be permanently deactivated, so that no further load operation with the Flash Loader is possible. These procedures are defined as phase operation limitation.

The covered security functional requirement is FMT_LIM.2 “Limited availability”.

During operation within a phase the accesses to memories are granted by the MPU controlled access rights and related levels.

The covered security functional requirements are FDP_ACC.1 “Subset access control”, FDP_ACF.1 “Security attribute based access control” and FMT_MSA.1 “Management of security attributes”.

In addition, during each start-up of the TOE the address ranges and access rights are initialized by the Boot Software (BOS) with predefined values.

The covered security functional requirement is FMT_MSA.3 “Static attribute initialisation”.

1 The TOE clearly defines access rights and levels in conjunction with the appropriate key management
2 in dependency of the firmware or software to be executed.

3 The covered security functional requirement is FMT_SMF.1 “Specification of Management functions”.

4 Each operation phase is protected by means of authentication and encryption.

5 The covered security functional requirements are FPT_ITT.1 “Basic internal TSF data transfer
6 protection” and FDP_IFC.1 “Subset information flow control”. If any comparison of the authentication
7 code fails a direct security reset is performed. The covered security functional requirements is
8 FPT_FLS.1 (“Failure with preservation of secure state”).

9 The **SF_DPM** “Device Phase Management” covers the security functional requirements FPT_FLS.1,
10 FAU_SAS.1, FMT_LIM.1, FMT_LIM.2, FDP_ACC.1, FDP_ACF.1, FMT_MSA.1, FMT_MSA.3, FMT_SMF.1,
11 FPT_ITT.1 and FDP_IFC.1.

13 8.2 SF_PS: Protection against Snooping

14 Several mechanisms protect the TOE against snooping the design or the user data during operation
15 and even if it is out of operation (power down).

16 The entire design is kept in a non standard way to prevent attacks using standard analysis methods.
17 Important parts of the chip are especially designed to counter leakage or side channel attacks like
18 DPA/SPA or EMA/DEMA. Therefore, even the physical data gaining is difficult to perform, since timing
19 and current consumption is independent of the processed data. In the design a number of
20 components are automatically synthesized and mixed up to disguise an attacker and to make an
21 analysis more difficult.

22 The covered security functional requirement is FPT_PHP.3 “Resistance to physical attack”.

23 A further protective design method used is secure wiring. All security critical wires have been
24 identified and protected by special routing measures against probing. Additionally the wires are
25 embedded into shield lines and used as normal signal lines for operation of the chip to prevent
26 successful probing. This measurement is called “security optimized wiring”.

27 The covered security functional requirements are FPT_PHP.3 “Resistance to physical attack”,
28 FPT_ITT.1 “Basic internal TSF data transfer protection”, FPT_FLS.1 “Failure with preservation of
29 secure state” and FDP_ITT.1 “Basic internal transfer protection”.

30 All contents of the memories RAM, ROM and SOLID FLASH™ NVM of the TOE are encrypted on chip to
31 protect them against data analysis. The external Flash-memory is not encrypted and not a part of the
32 security functional requirements.

33 In addition the data transferred over the memory bus to and from (bi-directional encryption) the CPU,
34 Co-processor (Crypto2304T and SCP), the special SFRs and the peripheral devices (CRC, RNG and
35 Timer) are transported encrypted with an automatically dynamic key change.

36 The encryption of the memory content is done by the MED using a proprietary cryptographic
37 algorithm and a complex key management providing protection against cryptographic analysis
38 attacks. This means that the SOLID FLASH™ NVM, RAM, ROM and the bus are encrypted with module
39 dedicated and dynamic keys. The only key remaining static over the product life cycle is the specific
40 ROM key changing from mask to mask.

41 All security relevant transfer of addresses or data via the peripheral bus is dynamically masked and
42 thus protected against readout and analysis.

43 The function Trash Register Writes can be activated by the user to hide the fact if a register has been
44 written.

45 The covered security functional requirements are FDP_IFC.1 “Subset information flow control“,

1 FPT_PHP.3 “Resistance to physical attack”, FPT_ITT.1 “Basic internal TSF data transfer protection,
2 FPT_FLS.1 “Failure with preservation of secure state” and FDP_ITT.1 “Basic internal transfer
3 protection”.

4
5 The **SF_PS** “Protection against Snooping” covers the security functional requirements FPT_PHP.3,
6 FDP_IFC.1, FPT_ITT.1, FPT_FLS.1 and FDP_ITT.1.

7 **8.3 SF_PMA: Protection against Modifying Attacks**

8 The TOE is equipped with an error detection code (EDC) for protecting RAM and ROM and an ECC,
9 which is realized in the SOLID FLASH™ NVM. Thus introduced failures are securely detected and, in
10 terms of single bit errors in the SOLID FLASH™ NVM also automatically corrected (FDP_SDI.2). For
11 SOLID FLASH™ NVM in case of more than one bit errors and for RAM in case of any bit errors detected,
12 a security alarm is triggered.

13 In order to prevent accidental bit faults during production in the ROM, over the data stored in ROM an
14 EDC value is calculated (FDP_SDI.1).

15 The covered security functional requirements are FRU_FLT.2 “Limited fault tolerance“, FDP_PHP.3
16 “Resistance to physical attack“, FDP_SDI.1 “Stored data integrity monitoring” and FDP_SDI.2 “Stored
17 data integrity monitoring and action”.

18 If a user tears the card resulting in a power off situation during an SOLID FLASH™ NVM programming
19 operation or if other perturbation is applied, no data or content loss occurs and the TOE restarts
20 power on. The NVM tearing save write functionality covers FDP_SDI.1 “Stored data integrity
21 monitoring” as the new data to be programmed are checked for integrity and correct programming
22 before the page with the old data becomes valid.

23
24 The covered security functional requirement are FPT_PHP.3 “Resistance to physical attack“, since
25 these measures make it difficult to manipulate the write process of the NVM, FPT_FLS.1 “Failure with
26 preservation of secure state“and FDP_SDI.1 “Stored data integrity monitoring”.

27 In the case that a physical manipulation or a physical probing attack is detected, the processing of the
28 TOE is immediately stopped and the TOE enters a secure state called security reset.

29 A shielding algorithm finishes the upper layers above security critical signals and wires, finally
30 providing the so called “security optimized wiring”.

31
32 The covered security functional requirements are FPT_FLS.1 “Failure with preservation of secure
33 state”, FPT_PHP.3 “Resistance to physical attack” and FPT_TST.2 “Subset TOE security testing“.

34 As physical effects or manipulative attacks may also address the program flow of the user software,
35 two watchdog timers each with a check point register function are implemented. This feature allows
36 the user to check the correct processing time and the integrity of the program flow of the user
37 software.

38 The Instruction Stream Signature Checking (ISS) calculates a hash about all executed instructions and
39 automatically checks the correctness of this hash value. If the code execution follows an illegal path
40 an alarm is triggered.

41 Another measure against modifying and perturbation respectively differential fault attacks (DFA) is
42 the implementation of backward calculation in the SCP. By this induced errors are discovered.

1 The covered security functional requirements are FPT_FLS.1 “Failure with preservation of secure
2 state”, FDP_IFC.1 “Subset information flow control”, FPT_ITT.1 “Basic internal transfer protection”,
3 FDP_ITT.1 “Basic internal transfer protection” and FPT_PHP.3 “Resistance to physical attack”.

4 During start up, the TOE performs various configurations and subsystem tests. After the TOE startup
5 has finished, the operating system or application can call the User Mode Security Life Control (UMSLC)
6 test provided by the Resource Management System. The UMSLC checks the alarm lines and/or the
7 different security functions and sensors for correct operation. The test can be triggered by user
8 software during normal operation. As attempts to modify the security features will be detected from
9 the test, the covered security functional requirement is FPT_TST.2 “Subset TOE security testing”.

10 The correct function of the TOE is only given in the specified range of the environmental operating
11 parameters. To prevent an attack exploiting that circumstance the TOE is equipped with a
12 temperature sensor, glitch sensor and backside light detection. The TOE falls into the defined secure
13 state in case of a specified range violation. The defined secure state causes the chip internal reset
14 process. Note that the specified range checking can only work when the TOE is running and can not
15 prevent reverse engineering.

16 The covered security functional requirements are FRU_FLT.2 “Limited fault tolerance” and FPT_FLS.1
17 “Failure with preservation of secure state”.

18 The **SF_PMA** “Protection against Modifying Attacks” covers the security functional requirements
19 FPT_PHP.3, FDP_IFC.1, FPT_ITT.1, FDP_ITT.1, FPT_TST.2, FDP_SDI.1, FDP_SDI.2, FRU_FLT.2 and
20 FPT_FLS.1.

22 8.4 SF_PLA: Protection against Logical Attacks

23 The memory model of the TOE provides two distinct, independent levels called the privileged and
24 non-privilege level and the possibility to define up to eight memory regions with different access
25 rights enforced by the Management Protection Unit (MPU). This gives the user software the possibility
26 to define different access rights for the regions 0 to 7 for privilege or non-privilege level. In the case of
27 an access violation the MPU will trigger a trap. The policy of setting up the MPU and specifying the
28 memory ranges for the regions (0 to 7) is defined from the user software.

29 The covered security functional requirements are FDP_ACC.1 “Subset access control”, FDP_ACF.1
30 “Security attribute based access control”, FMT_MSA.1 “Management of security attributes”,
31 FMT_MSA.3 “Static attribute initialisation” and FMT_SMF.1 “Specification of Management functions”.

32 All memories present on the TOE (NVM, ROM, RAM) are encrypted using individual keys assigned by
33 complex key management. In case of security critical error a security alarm is generated and the TOE
34 ends up in a secure state.

35 The covered security functional requirements are FDP_ACF.1 “Security attribute based access
36 control” and FPT_FLS.1 “Failure with preservation of secure state”.

37 The **SF_PLA** “Protection against Logical Attacks” covers the security functional requirements
38 FDP_ACC.1, FDP_ACF.1, FMT_MSA.1, FMT_MSA.3, FPT_FLS.1 and FMT_SMF.1.

40 8.5 SF_CS: Cryptographic Support

41 The TOE is equipped an asymmetric and a symmetric hardware accelerators to support the standard
42 symmetric and asymmetric cryptographic operations. This security function is introduced to include
43 the cryptographic operation in the scope of the evaluation as the cryptographic function respectively

1 mathematic algorithm itself is not used from the TOE security policy. The components are a co-
2 processor supporting the DES and AES algorithms and a co-processor and software modules to
3 support RSA cryptography, RSA key generation, EC signature generation and verification, ECDH key
4 agreement and EC public key calculation and testing. Additionally the TOE is equipped with a True
5 Random Number Generator for the generation of random numbers.

6 **8.5.1 3DES encryption**

7 The TOE supports the encryption and decryption in accordance with the specified cryptographic
8 algorithm Triple Data Encryption Standard (3DES) in the Electronic Codebook Mode (ECB), Cipher
9 Block Chaining Mode (CBC), Cipher Feedback Mode (CFB), Counter Mode (CTR) and CMAC mode and
10 with cryptographic key sizes of 112 and 168 bit meeting the standard: [N867], [N38A], [N38B].

11 The covered security functional requirements are FCS_COP.1/DES, FCS_COP.1/DES_SCL_1,
12 FCS_COP.1/DES_SCL_2, FCS_COP.1/DES_SCL_3, and FCS_COP.1/DES_PSL

13
14 This SFR is implemented in 3 ways:

- 15 1. By directly programming the hardware registers of the symmetric coprocessor.
- 16 2. By using the interface of the optional SCL. This library contains additional countermeasures.
- 17 3. By using the interface of the optional PSL. This library uses the SCL library to access the symmetric
18 coprocessor.

19 **8.5.2 3DES MAC**

20 The TSF supports MAC calculation with the cryptographic algorithm Triple Data Encryption Standard
21 (3DES) in CBC MAC mode and cryptographic key sizes of 2 x 56 or 3 x 56 bit according to the standards:
22 [N867], [9797] with the following options/modifications:

- 23 • MAC algorithm 1
- 24 • Padding must be done by the caller
- 25 • An Initialization Vector (IV) must be given by the caller
- 26 • The covered security functional requirements are FCS_COP.1/DES_MAC_PSL

27 **8.5.3 AES encryption**

28 The TSF supports the encryption and decryption in accordance with the specified cryptographic
29 algorithm Advanced Encryption Standard (AES)) in the Electronic Codebook Mode (ECB), Cipher Block
30 Chaining Mode (CBC), Cipher Feedback Mode (CFB), CTR (Counter) Mode and CMAC mode and
31 cryptographic key sizes of 128 bit or 192 bit or 256 bit according to the standard: [N197], [N38A],
32 [N38B].

33 The covered security functional requirement is FCS_COP.1/AES, FCS_COP.1/AES_SCL_1,
34 FCS_COP.1/AES_SCL_2, FCS_COP.1/AES_SCL_3, FCS_COP.1/AES_PSL.

35 This TSF is implemented in 3 ways:

- 36 1. By directly programming the hardware registers of the symmetric coprocessor.
- 37 2. By using the interface of the optional SCL. This library contains additional countermeasures.
- 38 3. By using the interface of the optional PSL. This library uses the SCL library to access the symmetric
39 coprocessor.

1 **8.5.4 AES MAC**

2 The TSF supports MAC calculation with the cryptographic algorithm Advanced Encryption Standard
3 (AES) in CBC MAC mode and CMAC mode and cryptographic key sizes of 128 bit or 192 bit or 256 bit
4 according to the standards: [N197],[N38B], [9797] with the following options/modifications:

- 5 • MAC algorithm 1
- 6 • Padding must be done by the caller
- 7 • An Initialization Vector (IV) must be given by the caller
- 8 • The covered security functional requirements are FCS_COP.1/AES_MAC_PSL_1,
9 FCS_COP.1/AES_MAC_PSL_2

10

11 **8.5.5 RSA**

12 **8.5.5.1 Encryption, Decryption, Signature Generation and Verification**

13 The TSF shall perform encryption and decryption in accordance with a specified cryptographic
14 algorithm Rivest-Shamir-Adleman (RSA) and cryptographic key sizes 1024 - 4096 bits that meet
15 the following standards:

16 Encryption:

17 According to section 5.1.1 RSAEP in PKCS v2.2, without 5.1.1(1).

18 Decryption (with or without CRT):

19 According to section 5.1.2 RSADP in PKCS v2.2

20 for $u = 2$, i.e., without any (r_i, d_i, t_i) , $i > 2$, therefore without 5.1.2(2.b) (ii)&(v), without 5.1.2(1),

21 5.1.2(2.a) only supported up to $n < 2^{2048}$.

22 Signature Generation (with or without CRT):

23 According to section 5.2.1 RSASP1 in PKCS v2.2

24 for $u = 2$, i.e., without any (r_i, d_i, t_i) , $i > 2$,

25 therefore without 5.2.1(2.b) (ii)&(v), without 5.2.1(1),

26 5.2.1(2.a) only supported up to $n < 2^{2048}$.

27 Signature Verification:

28 According to section 5.2.2 RSAVP1 in PKCS v2.2,

29 without 5.2.2(1).

30 The covered security functional requirement is FCS_COP.1/RSA, FCS_COP.1/RSA_PSL.

31 **8.5.5.2 Asymmetric Key Generation**

32 The TSF shall generate cryptographic keys in accordance with a specified cryptographic key
33 generation algorithm RSA specified in PKCS#1 v2.2 and specified cryptographic key sizes of 1024 –
34 4096 bits that meet the following standard:

35 According to section 3.2(2) in PKCS v2.2,

36 for $u=2$, i.e., without any (r_i, d_i, t_i) , $i > 2$.

37 For $p \times q < 2^{2048}$ additionally according to section 3.2(1).

38 The covered security functional requirement is FCS_CKM.1/RSA_1, FCS_CKM.1/RSA_2 .

1 **8.5.6 Elliptic Curves**

2 The certification covers the standard NIST [DSS] and Brainpool [ECC] Elliptic Curves with key
3 lengths of 160, 163, 192, 224, 233, 256, 283, 320, 384, 409, 512 or 521 Bits. Note that there exists
4 numerous other curve types, being also secure in terms of side channel attacks on this TOE,
5 which can the user optionally add in the composition certification process.
6

7 **8.5.6.1 Signature Generation and Verification**

8 The TSF shall perform signature generation and signature verification in accordance with a specified
9 cryptographic algorithm ECDSA and cryptographic key sizes *160, 163, 192, 224, 233, 256, 283, 320, 384,*
10 *409, 512 or 521* bits that meet the following standard:
11

12 Signature Generation:

- 13 3. According to section 7.3 in ANSI X9.62 – 2005:
14 Not implemented is step d) and e) thereof.
15 The output of step e) has to be provided as input to our function by the caller.
16 Deviation of step c) and f):
17 The jumps to step a) were substituted by a return of the function with an error code, the jumps are
18 emulated by another call to our function.
19

20 Signature Verification:

- 21 4. According to section 7.4.1 in ANSI X9.62–2005:
22 Not implemented is step b) and c) thereof.
23 The output of step c) has to be provided as input to our function by the caller.
24 Deviation of step d):
25 Beside noted calculation, our algorithm adds a random multiple of the group order n to the
26 calculated values u_1 and u_2 .
27

28 The covered security functional requirement is FCS_COP.1/ECDSA, FCS_COP.1/ECDSA_PSL.

29 **8.5.6.2 Asymmetric Key Generation**

30 The TSF shall generate cryptographic keys in accordance with a specified cryptographic key
31 generation algorithm Elliptic Curve EC specified in ANSI X9.62-1998 and specified cryptographic key
32 sizes *160, 163, 192, 224, 233, 256, 283, 320, 384, 409, 512 or 521* bits that meet the following standard:
33

34 ECDSA Key Generation:

- 35 5. According to the appendix A4.3 in ANSI X9.62-2005 the cofactor h is not supported.
36

37 The covered security functional requirement is FCS_CKM.1/EC.

8.5.6.3 Asymmetric Key Agreement

The TSF shall perform elliptic curve Diffie-Hellman key agreement in accordance with a specified cryptographic algorithm ECDH and cryptographic key sizes 160, 163, 192, 224, 233, 256, 283, 320, 384, 409, 512 or 521 bits that meet the following standard:

6. According to section 5.4.1 in ANSI X9.63 -2001 Unlike section 5.4.1.3 our implementation not only returns the x-coordinate of the shared secret, but rather the x-coordinate and y-coordinate.
- 7.

The covered security functional requirement is FCS_COP.1/ECDH, FCS_COP.1/ECDH_PSL.

8.5.7 Asymmetric Base Library

The asymmetric Base library provides the low level interface to the asymmetric cryptographic coprocessor and has no user available interface. The asymmetric Base library does not provide any security functionality, implements no security mechanism, and does not provide additional specific security functionality. The asymmetric Base library does not cover security functional requirements.

8.5.8 Symmetric Crypto Library (SCL)

The symmetric crypto Library provides an interface to the SCP for AES and 3DES operations. The SCL contains additional software countermeasures to harden the restance against side channel and fault attacks. The SCL consists of three files “AES.lib”, “DES.lib” and “cipher.lib”. Those library files will only distributes together.

The covered security functional requirements are FCS_COP.1/DES_SCL_1, FCS_COP.1/DES_SCL_2, FCS_COP.1/DES_SCL_3, FCS_COP.1/AES_SCL_1, FCS_COP.1/AES_SCL_2, FCS_COP.1/AES_SCL_3.

8.5.1 Hash Crypto Library (HCL)

The hash crypto Library provides an interface to SHA-1 and SHA-2 hash operations. The HCL contains additional software countermeasures to harden the restance against single side channel template attacks. The HCL consists of the files “HCL97-CPU-L90-hash.lib” and “HCL97-CPU-L90-sha.lib”

The covered security functional requirements are FCS_COP.1/SHA.

8.5.2 Platform Support Layer (PSL)

The Platform Support Layer (PSL) library is used to provide a standardized interface to the hardware, directly or via the RSA, ECC and SCL lib

rary. The provided interfaces are syntactically similar to Windows NT device driver calls. The PSL provides as additional cryptographic operations a MAC calculation with AES and 3DES keys.

The covered security functional requirements are FCS_COP.1/DES_PSL, FCS_COP.1/DES_MAC_PSL, FCS_COP.1/AES_PSL, FCS_COP.1/AES_MAC_PSL_1, FCS_COP.1/AES_MAC_PSL_2, FCS_COP.1/RSA_PSL, FCS_COP.1/ECDSA_PSL, FCS_COP.1/ECDH_PSL, FCS_COP.1/SHA_PSL, FCS_RNG.1/PSL.

8.5.3 TRNG

Random data is essential for cryptography as well as for security mechanisms. The TOE is equipped with a physical True Random Number Generator (TRNG, FCS_RNG.1/HW and FCS_RNG.1/PSL). The random data can be used from the Smartcard Embedded Software and is also used from the security features of the TOE, like masking. The TRNG implements also self testing features. The TRNG fulfils the requirements from the functionality class PTG.2 of [6].

The covered security functional requirement is FCS_RNG.1/HW and FCS_RNG.1/PSL “Quality metric for random numbers”, FPT_PHP.3 “Resistance to physical attack”, FDP_ITT.1 “Basic internal transfer protection”, FPT_ITT.1 “Basic internal TSF data transfer protection, FDP_IFC.1 “Subset information flow control“, FPT_TST.2 “Subset TOE security testing“ and FPT_FLS.1“Failure with preservation of secure state”.

The **SF_CS** “Cryptographic Support” covers the security functional requirements FCS_COP.1/DES, FCS_COP.1/DES_SCL_1, FCS_COP.1/DES_SCL_2, FCS_COP.1/DES_SCL_3, FCS_COP.1/DES_PSL, FCS_COP.1/DES_MAC_PSL, FCS_COP.1/AES, FCS_COP.1/AES_SCL_1, FCS_COP.1/AES_SCL_2, FCS_COP.1/AES_SCL_3, FCS_COP.1/AES_PSL, FCS_COP.1/AES_MAC_PSL_1, FCS_COP.1/AES_MAC_PSL_2, FCS_COP.1/RSA, FCS_COP.1/RSA_PSL, FCS_COP.1/ECDSA, FCS_COP.1/ECDSA_PSL, FCS_COP.1/ECDH, FCS_COP.1/ECDH_PSL, FCS_CKM.1/RSA_1, FCS_CKM.1/RSA_2, FCS_CKM.1/RSA_PSL, FCS_CKM.1/EC, FPT_PHP.3, FDP_ITT.1, FPT_ITT.1, FPT_FLS.1, FCS_RNG.1/HW and FCS_RNG.1/PSL, FDP_IFC.1.

8.6 Assignment of Security Functional Requirements to TOE’s Security Functionality

The justification and overview of the mapping between security functional requirements (SFR) and the TOE’s security functionality (SF) is given in sections the sections above. The results are shown in Table 20. The security functional requirements are addressed by at least one relating security feature. The various functional requirements are often covered manifold. As described above the requirements ensure that the TOE is checked for correct operating conditions and if a not correctable failure occurs that a stored secure state is achieved, accompanied by data integrity monitoring and actions to maintain the integrity although failures occurred. An overview is given in following table:

Table 20 Mapping of SFR and SF

SFR	SF_DPM	SF_PS	SF_PMA	SF_PLA	SF_CS
FAU_SAS.1	X				
FMT_LIM.1	X				
FMT_LIM.2	X				
FDP_ACC.1	X			X	
FDP_ACF.1	X			X	
FPT_PHP.3		X	X		X
FDP_ITT.1		X	X		X
FDP_SDI.1			X		
FDP_SDI.2			X		
FDP_IFC.1	X	X	X		X
FMT_MSA.1	X			X	
FMT_MSA.3	X			X	

FMT_SMF.1	X			X	
FRU_FLT.2			X		
FPT_ITT.1	X	X	X		X
FPT_TST.2			X		
FPT_FLS.1	X	X	X	X	X
FCS_RNG.1/HW					X
FCS_RNG.1/PSL					X
FCS_COP.1/DES					X
FCS_COP.1/DES_SCL_1					X
FCS_COP.1/DES_SCL_2					X
FCS_COP.1/DES_SCL_3					X
FCS_COP.1/DES_PSL					X
FCS_COP.1/DES_MAC_PSL					X
FCS_COP.1/AES					X
FCS_COP.1/AES_SCL_1					X
FCS_COP.1/AES_SCL_2					X
FCS_COP.1/AES_SCL_3					X
FCS_COP.1/AES_PSL					X
FCS_COP.1/AES_MAC_PSL_1					X
FCS_COP.1/AES_MAC_PSL_2					X
FCS_COP.1/RSA					X
FCS_COP.1/RSA_PSL					X
FCS_COP.1/ ECDSA					X
FCS_COP.1/ ECDSA_PSL					X
FCS_COP.1/ECDH					X
FCS_COP.1/ECDH_PSL					X
FCS_COP.1/SHA					X
FCS_COP.1/SHA_PSL					X
FCS_CKM.1/RSA_1					X
FCS_CKM.1/RSA_2					X
FCS_CKM.1/EC					X

1
2

3 8.7 Security Requirements are internally Consistent

4 For this chapter the PP [1] section 6.3.4 can be applied completely.

5 In addition to the discussion in section 6.3 of PP [1] the security functional requirement FCS_COP.1 is
6 introduced. The security functional requirements required to meet the security objectives O.Leak-
7 Inherent, O.Phys-Probing, O.Malfunction, O.Phys-Manipulation and O.Leak-Forced also protect the
8 cryptographic algorithms implemented according to the security functional requirement FCS_COP.1.

1 Therefore, these security functional requirements support the secure implementation and operation
2 of FCS_COP.1.

3 As disturbing, manipulating during or forcing the results of the test checking the security functions
4 after TOE delivery, this security functional requirement FPT_TST.2 has to be protected. An attacker
5 could aim to switch off or disturb certain sensors or filters and preserve the detection of his
6 manipulation by blocking the correct operation of FPT_TST.2. The security functional requirements
7 required to meet the security objectives O.Leak-Inherent, O.Phys-Probing, O.Malfunction, O.Phys-
8 Manipulation and O.Leak-Forced also protect the security functional requirement FPT_TST.2.
9 Therefore, the related security functional requirements support the secure implementation and
10 operation of FPT_TST.2.

11 The requirement FPT_TST.2 allows testing of some security mechanisms by the Smartcard Embedded
12 Software after delivery. In addition, the TOE provides an automated continuous user transparent
13 testing of certain functions.

14 The implemented level concept represents the area based memory access protection enforced by the
15 MPU. As an attacker could attempt to manipulate the privilege level definition as defined and present
16 in the TOE, the functional requirement FDP_ACC.1 and the related other requirements have to be
17 protected themselves. The security functional requirements required to meet the security objectives
18 O.Leak-Inherent, O.Phys-Probing, O.Malfunction, O.Phys-Manipulation and O.Leak-Forced also
19 protect the area based memory access control function implemented according to the security
20 functional requirement described in the security functional requirement FDP_ACC.1 with reference to
21 the Memory Access Control Policy and details given in FDP_ACF.1. Therefore, those security functional
22 requirements support the secure implementation and operation of FDP_ACF.1 with its dependent
23 security functional requirements.

24 The requirement FDP_SDI.2.1 allows detection of integrity errors of data stored in memory.
25 FDP_SDI.2.2 in addition allows correction of one bit errors or taking further action. Both meet the
26 security objective O.Malfunction. The requirements FRU_FLT.2, FPT_FLS.1, and FDP_ACC.1 which also
27 meet this objective are independent from FDP_SDI.2 since they deal with the observation of the
28 correct operation of the TOE and not with the memory content directly.

1 9 References

- [1] Security IC Platform Protection Profile, Version 1.0, 15.06.2007, BSI-PP-0035
- [2] Common Criteria for Information Technology Security Evaluation Part 1: Introduction and General Model; Version 3.1 Revision 5, April 2017, CCMB-2017-04-001
- [3] Common Criteria for Information Technology Security Evaluation Part 2: Security Functional Requirements; Version 3.1 Revision 5, April 2017, CCMB-2017-04-002
- [4] Common Criteria for Information Technology Security Evaluation Part 3: Security Assurance Requirements; Version 3.1 Revision 5, September 2017, CCMB-2017-04--003
- [5] ARMv7-M Architecture Reference Manual, ARM DDI 0403D ID021310, 12. February 2010, ARM Limited
- [6] A proposal for: Functionality classes for random number generators, Version 2.0, 18. September 2011
- [7] SLE97 M9900 Hardware Reference Manual, Revision 3.0, 2019-08-28
- [10] Joint Interpretation Library, Application of Attack Potential to Smartcards, Version 2.9, January 2013
- [11] SLx97 Platform Support Layer Library 32-bit Security Controller Programmer's Reference Manual, revision 5.4, 2018-07-06
- [12] M9900 Errata Sheet, Rev.4.1, 2019-09-24 and M9905 M9906 Errata Sheet, Rev.3.1, 2019-06-05
- [15] Anwendungshinweise und Interpretationen zum Schema (AIS), AIS31, Version 3, 2013-05-15, Bundesamt für Sicherheit in der Informationstechnik
- [SHS] NIST: FIPS publication 180-4: Secure Hash Standard (SHS), August 2015
- [DSS] NIST: FIPS publication 186-4: Digital Signature Standard (DSS), July 2013
- [ECC] IETF: RFC 5639, Elliptic Curve Cryptography (ECC) Brainpool Standard Curves and Curve Generation, March 2010, <http://www.ietf.org/rfc/rfc5639.txt>
- [BSIG] Act on the Federal Office for Information Security (BSI-Gesetz - BSIG) of 14 August 2009, Bundesgesetzblatt I p. 2821
- [9797] ISO/IEC 9797-1: 2011
- [N867] National Institute of Standards and Technology (NIST), Technology Administration, U.S. Department of Commerce, NIST Special Publication 800-67, Recommendation for the Triple Data Encryption Algorithm (TDEA) Block Cipher, Revised January 2012, Revision 1
- [N197] U.S. Department of Commerce, National Institute of Standards and Technology, Information Technology Laboratory (ITL), Advanced Encryption Standard (AES), FIPS PUB 197
- [N38A] National Institute of Standards and Technology (NIST), Technology Administration, U.S. Department of Data Encryption Standard, NIST Special Publication 800-38A, Edition 2001
- [N38B] National Institute of Standards and Technology (NIST), Technology Administration, U.S. Department of Data Encryption Standard, NIST Special Publication 800-38B, Edition 2005
- [PKCS] PKCS #1: RSA Cryptography Standard, v2.2, October 27, 2012, RSA Laboratories

- [X962] American National Standard for Financial Services ANS X9.62-2005, Public Key Cryptography for the Financial Services Industry, The Elliptic Curve Digital Signature Algorithm (ECDSA), November 16, 2005, American National Standards Institute
- [X963] American National Standard for Financial Services X9.63-2001, Public Key Cryptograph for the Financial Services Industry: Key Agreement and Key Transport Using Elliptic Curve Cryptography, November 20, 2001, American National Standards Institute
- [ST] Confidential Security Target M9900, M9905, M9906 including optional Software Libraries RSA-EC-SCL-HCL-PSL, v4.5, 2020-05-14, Infineon Technologies AG

10 Appendix

In the following tables, the hash signatures of the respective CL97 Crypto Library files are documented. For convenience purpose several hash values are referenced.

Table 21 Reference hash values of the FTL V1.01.0008 library

MD5	5abc1dca 0d92375d 3101a3cd de11faf8
SHA1	0201487a eb93b1a9 b766c02d 43a17c97 fe4c1106
SHA256	0438971c 5845d797 8d176578 b601812d e8d8e663 a09e3dc2 662b0999 7f473ea2

Table 22 Reference hash values of the CL97 v 2.05.005 Crypto libraries

Library	Hash Value
CL97-LIB-base.lib:	
MD5	8a4a99be8204e99db9f3b409fae756f1
SHA1	dc8911a4ea23924d8dcc05429793e9d0c23504ba
SHA256	1e1e8e4b8d2ca53985e5257626db8b5c7f439b2cc88c35eede3 a34f521de8530
CL97-LIB-ecc.lib	
MD5	e27681989fd2891e856baa03f7ac7d4a
SHA1	4a36bb058cb193db593b194ad8d6f29491afb996
SHA256	4172c0445e511e90b55f273985d90b4399ff9effb1608f18c6581 2f1efbd7453
CL97-LIB-2k.lib	
MD5	17b01b76d3353b3a6710c2ee19f1e8b0
SHA1	0011e3f4678ebecf614796d7ba697eb55ac0870d
SHA256	9dc4c346602ce6a9586ef62d4f1108b60a81e01c0e8753bf6d40 26a5ba6f59d4
CL97-LIB-4k.lib	
MD5	d8c77f9f5a47dd587f219f73c66c82de
SHA1	f2f4169cc2331732d234848cf771c7e73341e4ae
SHA256	ac9866759a32cfca44377a88384a32bd27345cbacf2de30c4af3 1aefd4872928
CL97-LIB-toolbox.lib	
MD5	e85484a56c08343a3bfb8bc57a9f3691
SHA1	51e8329a4013f130c4ef31ca6dcd2fb311d7fc6c
SHA256	e383c7934627c6e4638b6e5b6b224913d6fc4e216431bc1b513 01a02b9b6bf25

Table 23 Reference hash values of the CL97 v2.07.003 Crypto libraries

Library	Hash Value
Cl97-LIB-base.lib:	
MD5	0581debbbc6bf992c1b979bcedb731c5
SHA1	d1afcc8ec1c898774f238568c7d8e159e4dd5f68
SHA256	02009f6c7b84b6e3d148dfa761143052720361c14babccc265a a8ce5a22a947a
Cl97-LIB-ecc.lib	
MD5	6542752d79576891580c2daa395ef66b
SHA1	097047756b24bf138b384357d6751ea8e33d8dff
SHA256	8f72c8ebdad3c99c59e9d115b284e6245122bb9ab38bd93da2 47c282c1526383
Cl97-LIB-2k.lib	
MD5	7ab7f68c7eb0e8a0c6ea97c3185d882c
SHA1	0e33b00961cba3d0be34352a6e7d9ddb6e12961e
SHA256	701ecd9bcd4cd828982e7a9db35820c2e4482b98263492b907 2230a352d4d2e8
Cl97-LIB-4k.lib	
MD5	f5a36e6b9ff47d877c0e74e823e03d56
SHA1	bbb4fed8e9c37c180417602ac8395130b6c0fea5
SHA256	a8b6654f1302a9766ded5102b0ac6f93795bba1163885c44d02 09df137b1fb7e
Cl97-LIB-toolbox.lib	
MD5	016053d0479897706ccd0638c39fd8f2
SHA1	ef499d2d497a5797e4ebf376b011d3ce41391d3b
SHA256	5efc01016edbf3e5de35e7c58700a63f1c1bcbea35be277e774 3659587aa22c

1

2

Table 24 Reference hash values of the SCL97 v2.01.011 crypto libraries

Scl97-SCP-v3-LIB-cipher.lib:	
MD5	a4c45e84dd9e2f651edf1ffaa077190d
SHA1	4cbda743be21b29de6e826112120ea11a10c2641
SHA256	998ea5e14a36ef20fc6c7c5d6c511adaac8dfa0a411bd2b96e1c bd9eee3596eb
Scl97-SCP-v3-LIB-des.lib:	
MD5	041abd8e8233e1b407d777b2734fbbd6
SHA1	ebfe549e8ac2092f1b03438f2ecb4995839b0c9a
SHA256	784ed8ca5b60ee0ac91df10b6871429a3db77e1166b2142116f 4f0b61258d83d
Scl97-SCP-v3-LIB-aes.lib:	
MD5	fd061c43a23c3a256ee2aa89dbfc3d27

SHA1	c3516afe6cf16f635704ebbc751ec2763b8115bd
SHA256	57e6a9100d635d6df05241edb2874e3cbc2006927361ba4976044f7d996e48ae

1 **Table 25 Reference hash values of the SCL97 v2.02.010 crypto libraries**

Scl97-SCP-v3-LIB-cipher.lib:	
MD5	4d8cb3b84d95c386fb87ef6028d56404
SHA1	70f41981bd933db8f603b493c5fb035162e7758e
SHA256	848f57e48083a8b76c1e45de4dc006e3ed9b8bcf08a683d4d9466b56b924c6d2
Scl97-SCP-v3-LIB-des.lib:	
MD5	25b52ec314713ac21e9b3300011f0c6f
SHA1	6ff3713a41413b0fc1badef971c4ff55a6fd5d5b
SHA256	a633636604ab515251370fdfe28007ad2cb3baa190340c4a3eb88e2fcfb815b7
Scl97-SCP-v3-LIB-aes.lib:	
MD5	c8ca2dc013450d67d17d74deaeda79f0
SHA1	6bf7b1e082235ca5c0239ad070214a0337b89a13
SHA256	702653de911da2e3f5baa4ff7ff541a8ee43452dd2439373d55c876027125598

2 **Table 26 Reference hash values of the SCL97 v2.04.003 crypto libraries**

Scl97-SCP-v3-L90-cipher.lib:	
MD5	874995a6f7415d8da60e2afdfb4df5f0
SHA1	5c2b7aaa2b37c4275cdbc118a6abff4b55e02854
SHA256	ee78b3e7317947e1222707f7f1b012cbe6ad2efcaf455efa40937a64506899ae
Scl97-SCP-v3-L90-mac.lib:	
MD5	33d8a4c2a2396eae10653c92bdfcdc6
SHA1	4597f5b6263a63fc57313e44d3a33f3485c3d14f
SHA256	ce94d6475e327aab96785c206ce08237ce334e174795bd07e0973d47f0ac8aaa
Scl97-SCP-v3-L90-des.lib:	
MD5	9d15777997d613d4ace3c6eae0314b05
SHA1	33e9f042611c9f6056f73d3dd7297b62c09ff705
SHA256	1ee72d08d96ec201fd44f7a5660595f0056961e6c7ddb5985f193e01c00284e
Scl97-SCP-v3-L90-aes.lib:	
MD5	e5d105c9cacf024c7b7983ea9ae3cc75
SHA1	71608b626dc10d3f0931b3907dbd1bf5eb942d6a
SHA256	92c378ab9bee9f59c399475725015910535c0ff51e638067801e93cad7d4717f

1 **Table 27 Reference hash values of the NRG libraries**

Library/object file	Hash Value
NRGManagement-01.03.0927-M9900.lib	
MD5	874e529dabef8419e672c44a94600963
SHA1	9a2cfae606dc562b0d3b2dc6abcd1e11c7829f5
SHA256	95f2ed5f6a3001146c9fef36c539ac2844839af0bacb92e44a2da474e6d5aa8e
NRGReader-01.02.0800-M9900.lib	
MD5	5be6e2e9eb0f2a4847f7fc4bacf8126a
SHA1	f0cbc090657fa09d5f23e1f468e95c245f63f6fb
SHA256	16848631a68b3094e29790ee34bbb95af208a9985c8e111f46849fffc4ef3385

2

3 **Table 28 PSL library v4.00.09**

Psl90.lib	
MD5	7afa798cca7307789cb0611816f85998
SHA1	52f8e9acc0677c20e4b9826e0ee969e09cf9ef66
SHA256	81a2e6e9b8e8793ab6b1e11c9f11afc3a5debea65a6b1cd777da7f0fb25d31c8

4

5 **Table 29 PSL library v4.00.10**

Psl90.lib	
MD5	4263eb7321e170d89199593bf915faa5
SHA1	2f46f032e919991d93ea1fae9f9db3f096044d6a
SHA256	9451d17d6876d38b19613241220fdc0574b7d88319d2f32181b819d34ea3eef7

6

7 **Table 30 PSL library v5.00.06**

Psl90.lib	
MD5	b41ba56c9239124f10a241ed1ac775f3
SHA1	2c3cfc01e66ad307deb43d835db5a4d85a03286f
SHA256	ac256bd880d528b33ffe0594265378d3142b912357ea616b5e68a06eecd83572

8

9 **Table 31 HCL library v1.01.003**

HCL97-CPU-L90-hash.lib	
------------------------	--

MD5	3d83d1294aa70fdf9b4b3883d617990a
SHA1	44db57a695407da941b351fd909d460fbfa10825
SHA256	3d8712eaf73fe89c83b978c8ba583329df2762086c7b876751 5d3c3ef4560ede
HCL97-CPU-L90-sha.lib	
MD5	b76d81c778e8ecb7efd5d20ac8d8f011
SHA1	0bcf346dc501c685616bf4f18ed90ea0640d1699
SHA256	50a0117ae0392a3928735fb9d777dcd5dd551b2c296317185 b50bf2e6c184b79

1

11 List of Abbreviations

1		
2		
3	AES	Advanced Encryption Standard
4	AIS31	“Anwendungshinweise und Interpretationen zu ITSEC und CC
5		Funktionalitätsklassen und Evaluationsmethodologie für physikalische
6		Zufallszahlengeneratoren”
7	API	Application Programming Interface
8	BOS	Boot Software
9	CC	Common Criteria
10	CPU	Central Processing Unit
11	CRC	Cyclic Redundancy Check
12	Crypto2304T	Asymmetric Cryptographic Processor
13	CRT	Chinese Remainder Theorem
14	DPA	Differential Power Analysis
15	DFA	Differential Failure Analysis
16	EC	Elliptic Curve
17	ECC	Error Correction Code
18	EDC	Error Detection Code
19	EDU	Error Detection Unit
20	GCIM	Generic Chip Identification Mode (BOS-CIM)
21	EEPROM	Electrically Erasable and Programmable Read Only Memory
22	EMA	Electro magnetic analysis
23	HW	Hardware
24	IC	Integrated Circuit
25	ID	Identification
26	IMM	Interface Management Module
27	I/O	Input/Output
28	MED	Memory Encryption and Decryption
29	MPU	Memory Protection Unit
30	NRG	ISO/IEC14443-3 Type A with CRYPTO1
31	O	Objective
32	OS	Operating system
33	PSL	Platform Support Layer
34	RAM	Random Access Memory
35	RMS	Resource Management System
36	RNG	Random Number Generator
37	ROM	Read Only Memory
38	RSA	Rives-Shamir-Adleman Algorithm
39	SCL	Symmetric Crypto Library

1	SCP	Symmetric Cryptographic Processor
2	SF	Security Feature
3	SFR	Special Function Register, as well as Security Functional Requirement
4	SPA	Simple power analysis
5	SW	Software
6	T	Threat
7	TM	Test Mode (BOS)
8	TOE	Target of Evaluation
9	TRNG	True Random Number Generator
10	TSF	TOE Security Functionality
11	UART	Universal Asynchronous Receiver/Transmitter
12	UM	User Mode (BOS)
13	UMSLC	User Mode Security Life Control
14	3DES	Triple DES Encryption Standard

12 Glossary

1		
2		
3	Boot System	Part of the firmware with routines for controlling the operating state and testing the TOE hardware
4		
5	Central Processing Unit	Logic circuitry for digital information processing
6	Chip	Integrated Circuit]
7	Chip Identification Mode data	Data stored in the SOLID FLASH™ NVM containing the chip type, lot number (including the production site), die position on wafer and production week and data stored in the ROM containing the BOS version number
8		
9		
10		
11	Chip Identification Mode	Operational status phase of the TOE, in which actions for identifying the individual chip by transmitting the Chip Identification Mode data take place
12		
13		
14	Controller	IC with integrated memory, CPU and peripheral devices
15	Crypto2304T	Cryptographic coprocessor for asymmetric cryptographic operations (RSA, Elliptic Curves)
16		
17	Cyclic Redundancy Check	Process for calculating checksums for error detection
18	Electrically Erasable and Programmable Read Only Memory (SOLID FLASH™ NVM)	
19		Non-volatile memory permitting electrical read and write operations
20		
21	Firmware	Part of the software implemented as hardware
22	Hardware	Physically present part of a functional system (item)
23	Integrated Circuit	Component comprising several electronic circuits implemented in a highly miniaturized device using semiconductor technology
24		
25		
26	Memory Encryption and Decryption	
27		Method of encoding/decoding data transfer between CPU and memory
28		
29	Memory	Hardware part containing digital information (binary data)
30	Microprocessor	CPU with peripherals
31	Non-privilege level	Restricted (non Supervisor) mode of the CPU
32	Object	Physical or non-physical part of a system which contains information and is acted upon by subjects
33		
34	Operating System	Software which implements the basic TOE actions necessary for operation
35		
36	Privilege level	Supervisor mode of the CPU
37	Programmable Read Only Memory	
38		Non-volatile memory which can be written once and then only permits read operations
39		
40	Random Access Memory	Volatile memory which permits write and read operations
41	Random Number Generator	Hardware part for generating random numbers

1	Read Only Memory	Non-volatile memory which permits read operations only
2	Resource Management System	Part of the firmware containing SOLID FLASH™ NVM
3		programming routines, AIS31 testbench etc.
4	Security Mechanism	Logic or algorithm which implements a specific security
5		function in hardware or software
6	SCP	Symmetric cryptographic coprocessor for symmetric
7		cryptographic operations (3DES, AES).
8	Security Function	Part(s) of the TOE used to implement part(s) of the security
9		objectives
10	Security Target	Description of the intended state for countering threats
11	Smart Card	Plastic card in credit card format with built-in chip
12	Software	Information (non-physical part of the system) which is required
13		to implement functionality in conjunction with the hardware
14		(program code)
15	Subject	Entity, generally in the form of a person, who performs actions
16	Target of Evaluation	Product or system which is being subjected to an evaluation
17	Test Mode	Operational status phase of the TOE in which actions to test
18		the TOE hardware take place
19	Threat	Action or event that might prejudice security
20	User	Person in contact with a TOE who makes use of its
21		operational capability
22	User Mode	Operational status phase of the TOE in which actions
23		intended for the user takes place
24	WLB	Wafer Level Ballgrid Array
25	WLP	Wafer Level Package

28 Revision History

29 Major changes since the last revision

Page or Reference	Description of change
4.0	Initial draft version
4.5	Final version

30

Trademarks of Infineon Technologies AG

AURIX™, C166™, CanPAK™, CIPOS™, CoolGaN™, CoolMOS™, CoolSET™, CoolSiC™, CORECONTROL™, CROSSAVE™, DAVE™, DI-POL™, DrBlade™, EasyPIM™, EconoBRIDGE™, EconoDUAL™, EconoPACK™, EconoPIM™, EiceDRIVER™, eupec™, FCOS™, HITFET™, HybridPACK™, Infineon™, ISOFACE™, IsoPACK™, i-Wafer™, MIPAQ™, ModSTACK™, my-d™, NovalithIC™, OmniTune™, OPTIGA™, OptiMOS™, ORIGA™, POWERCODE™, PRIMARION™, PrimePACK™, PrimeSTACK™, PROFET™, PRO-SiL™, RASIC™, REAL3™, ReverSave™, SatRIC™, SIEGET™, SIPMOS™, SmartLEWIS™, SOLID FLASH™, SPOC™, TEMPFET™, thinQ!™, TRENCHSTOP™, TriCore™.

Trademarks updated August 2015

Other Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2020-05-14

Published by

Infineon Technologies AG

81726 Munich, Germany

© 2020 Infineon Technologies AG.

All Rights Reserved.

Do you have a question about this document?

Email: erratum@infineon.com

Document reference

Doc_Number

IMPORTANT NOTICE

The information contained in this application note is given as a hint for the implementation of the product only and shall in no event be regarded as a description or warranty of a certain functionality, condition or quality of the product. Before implementation of the product, the recipient of this application note must verify any function and other technical information given herein in the real application. Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind (including without limitation warranties of non-infringement of intellectual property rights of any third party) with respect to any and all information given in this application note.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof are reasonably expected to result in personal injury.

Trademarks of Infineon Technologies AG

μHVIC™, μIPM™, μPFC™, AU-ConvertIR™, AURIX™, C166™, CanPAK™, CIPOS™, CIPURSE™, CoolDP™, CoolGaN™, COOLiR™, CoolMOS™, CoolSET™, CoolSiC™, DAVE™, DI-POL™, DirectFET™, DrBlade™, EasyPIM™, EconoBRIDGE™, EconoDUAL™, EconoPACK™, EconoPIM™, EiceDRIVER™, eupec™, FCOS™, GaNpowIR™, HEXFET™, HITFET™, HybridPACK™, iMOTION™, IRAM™, ISOFACE™, IsoPACK™, LEDrivIR™, LITIX™, MIPAQ™, ModSTACK™, my-d™, NovalithIC™, OPTIGA™, OptiMOS™, ORIGA™, PowIRaudio™, PowIRStage™, PrimePACK™, PrimeSTACK™, PROFET™, PRO-SIL™, RASIC™, REAL3™, SmartLEWIS™, SOLID FLASH™, SPOC™, StrongIRFET™, SupIRBuck™, TEMPFET™, TRENCHSTOP™, TriCore™, UHVIC™, XHP™, XMC™

Trademarks updated November 2015

Other Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2020-05-14

Published by

Infineon Technologies AG

81726 Munich, Germany

© 2020 Infineon Technologies AG.

All Rights Reserved.

Do you have a question about this document?

Email: erratum@infineon.com

Document reference

ifx1

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof are reasonably expected to result in personal injury.